public inbox for linux-cxl@vger.kernel.org
 help / color / mirror / Atom feed
From: Alison Schofield <alison.schofield@intel.com>
To: Dave Jiang <dave.jiang@intel.com>
Cc: <linux-cxl@vger.kernel.org>, <dave@stgolabs.net>,
	<jic23@kernel.org>, <vishal.l.verma@intel.com>,
	<ira.weiny@intel.com>, <djbw@kernel.org>
Subject: Re: [PATCH 0/7] cxl: Add CXL type2 accelerator support for cxl_test
Date: Tue, 5 May 2026 21:20:59 -0700	[thread overview]
Message-ID: <afrBq3AIDrAkTTWR@aschofie-mobl2.lan> (raw)
In-Reply-To: <20260422230237.2599333-1-dave.jiang@intel.com>

On Wed, Apr 22, 2026 at 04:02:30PM -0700, Dave Jiang wrote:
> The series is based on v7.0-rc7 with Alejandro's type2 series [1] and
> with Dan's follow on series [2].
> 
> Series adds a 'type2_test' module parameter where it setup a mock type2
> hierarchy with a mock type2 accelerator device directly under a root
> port that has an auto region setup.
> 
> It also includes a CXL fix that was encountered when running tests with
> the new code.
> 
> [
>   {
>     "memdevs":[
>       {
>         "memdev":"mem0",
>         "ram_size":536870912,
>         "ram_qos_class":42,
>         "host":"cxl_type2_accel.0",
>         "poison_injectable":false
>       }
>     ]
>   },
>   {
>     "regions":[
>       {
>         "region":"region0",
>         "resource":70300293136384,
>         "size":536870912,
>         "type":"ram",
>         "interleave_ways":1,
>         "interleave_granularity":4096,
>         "decode_state":"commit"
>       }
>     ]
>   }
> ]
> 
>     "root decoders":[
>       {
>         "decoder":"decoder0.0",
>         "resource":70300293136384,
>         "size":1073741824,
>         "interleave_ways":1,
>         "accelmem_capable":true,

FWIW - above was a pleasant surprise. We've had accelmem_capable plumbed in
cxl list since 2022 !

That's a segway to a sanity check: is there anything else we want to
display or do in the cxl-cli tooling that is special for Type 2 ?



>         "qos_class":42,
>         "nr_targets":1
>       },
> 
> [1]: https://lore.kernel.org/linux-cxl/20260330143827.1278677-1-alejandro.lucero-palau@amd.com/T/#t
> [2]: https://lore.kernel.org/linux-cxl/20260403210050.1058650-1-dan.j.williams@intel.com/T/#t
> 
> 
> Dave Jiang (7):
>   cxl/test: Refactor mock_init_hdm_decoder() to prep for type2 decoder
>   cxl/test: Add type2 support for mock CFMWS0
>   cxl/test: Refactor platform device enumerations
>   cxl/test: Add hierarchy enumeration support for type2 device
>   cxl/test: Fixup hdm init for auto region to support type2
>   cxl/test: Add cxl_test accelerator driver
>   cxl: Fix double unregistration of CXL regions for type2 devices
> 
>  drivers/cxl/core/region.c      |   3 +-
>  tools/testing/cxl/test/Kbuild  |   2 +
>  tools/testing/cxl/test/accel.c |  71 ++++
>  tools/testing/cxl/test/cxl.c   | 717 ++++++++++++++++++++++++---------
>  4 files changed, 605 insertions(+), 188 deletions(-)
>  create mode 100644 tools/testing/cxl/test/accel.c
> 
> 
> base-commit: 6fa897f2d9a917c4bd7b911b230fcfad05a952c2
> -- 
> 2.53.0
> 

  parent reply	other threads:[~2026-05-06  4:21 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-04-22 23:02 [PATCH 0/7] cxl: Add CXL type2 accelerator support for cxl_test Dave Jiang
2026-04-22 23:02 ` [PATCH 1/7] cxl/test: Refactor mock_init_hdm_decoder() to prep for type2 decoder Dave Jiang
2026-05-06  4:31   ` Alison Schofield
2026-04-22 23:02 ` [PATCH 2/7] cxl/test: Add type2 support for mock CFMWS0 Dave Jiang
2026-05-06  4:38   ` Alison Schofield
2026-04-22 23:02 ` [PATCH 3/7] cxl/test: Refactor platform device enumerations Dave Jiang
2026-05-06  4:45   ` Alison Schofield
2026-04-22 23:02 ` [PATCH 4/7] cxl/test: Add hierarchy enumeration support for type2 device Dave Jiang
2026-05-06  5:05   ` Alison Schofield
2026-04-22 23:02 ` [PATCH 5/7] cxl/test: Fixup hdm init for auto region to support type2 Dave Jiang
2026-05-06  5:07   ` Alison Schofield
2026-04-22 23:02 ` [PATCH 6/7] cxl/test: Add cxl_test accelerator driver Dave Jiang
2026-05-06  5:19   ` Alison Schofield
2026-04-22 23:02 ` [PATCH 7/7] cxl: Fix double unregistration of CXL regions for type2 devices Dave Jiang
2026-04-23  7:10   ` Alejandro Lucero Palau
2026-04-23 14:36     ` Dave Jiang
2026-04-29 23:45   ` Dan Williams (nvidia)
2026-04-23  7:16 ` [PATCH 0/7] cxl: Add CXL type2 accelerator support for cxl_test Alejandro Lucero Palau
2026-05-06  4:20 ` Alison Schofield [this message]
2026-05-06 14:59   ` Dave Jiang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=afrBq3AIDrAkTTWR@aschofie-mobl2.lan \
    --to=alison.schofield@intel.com \
    --cc=dave.jiang@intel.com \
    --cc=dave@stgolabs.net \
    --cc=djbw@kernel.org \
    --cc=ira.weiny@intel.com \
    --cc=jic23@kernel.org \
    --cc=linux-cxl@vger.kernel.org \
    --cc=vishal.l.verma@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox