From: Ben Zong-You Xie <ben717@andestech.com>
Cc: <paul.walmsley@sifive.com>, <palmer@dabbelt.com>,
<aou@eecs.berkeley.edu>, <alex@ghiti.fr>, <robh@kernel.org>,
<krzk+dt@kernel.org>, <conor+dt@kernel.org>, <tglx@linutronix.de>,
<daniel.lezcano@linaro.org>,
<prabhakar.mahadev-lad.rj@bp.renesas.com>,
<devicetree@vger.kernel.org>, <linux-riscv@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, <tim609@andestech.com>,
Ben Zong-You Xie <ben717@andestech.com>
Subject: [PATCH v3 3/9] dt-bindings: interrupt-controller: add Andes QiLai PLIC
Date: Tue, 13 May 2025 17:49:27 +0800 [thread overview]
Message-ID: <20250513094933.1631493-4-ben717@andestech.com> (raw)
In-Reply-To: <20250513094933.1631493-1-ben717@andestech.com>
Add a new compatible string for Andes QiLai PLIC.
Acked-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Ben Zong-You Xie <ben717@andestech.com>
---
.../bindings/interrupt-controller/sifive,plic-1.0.0.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
index 3dfe425909d1..7ae61518e9b7 100644
--- a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
+++ b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
@@ -53,6 +53,7 @@ properties:
oneOf:
- items:
- enum:
+ - andestech,qilai-plic
- renesas,r9a07g043-plic
- const: andestech,nceplic100
- items:
--
2.34.1
next prev parent reply other threads:[~2025-05-13 9:50 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-13 9:49 [PATCH v3 0/9] add Voyager board support Ben Zong-You Xie
2025-05-13 9:49 ` [PATCH v3 1/9] riscv: add Andes SoC family Kconfig support Ben Zong-You Xie
2025-05-13 9:49 ` [PATCH v3 2/9] dt-bindings: riscv: add Andes QiLai SoC and the Voyager board bindings Ben Zong-You Xie
2025-05-13 9:49 ` Ben Zong-You Xie [this message]
2025-05-13 9:49 ` [PATCH v3 4/9] dt-bindings: interrupt-controller: add Andes machine-level software interrupt controller Ben Zong-You Xie
2025-05-13 9:49 ` [PATCH v3 5/9] dt-bindings: timer: add Andes machine timer Ben Zong-You Xie
2025-05-13 9:49 ` [PATCH v3 6/9] dt-bindings: cache: add QiLai compatible to ax45mp Ben Zong-You Xie
2025-05-13 15:53 ` Conor Dooley
2025-05-13 9:49 ` [PATCH v3 7/9] riscv: dts: andes: add QiLai SoC device tree Ben Zong-You Xie
2025-05-13 9:49 ` [PATCH v3 8/9] riscv: dts: andes: add Voyager board " Ben Zong-You Xie
2025-05-13 9:49 ` [PATCH v3 9/9] riscv: defconfig: enable Andes SoC Ben Zong-You Xie
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250513094933.1631493-4-ben717@andestech.com \
--to=ben717@andestech.com \
--cc=alex@ghiti.fr \
--cc=aou@eecs.berkeley.edu \
--cc=conor+dt@kernel.org \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=paul.walmsley@sifive.com \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=robh@kernel.org \
--cc=tglx@linutronix.de \
--cc=tim609@andestech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox