Re: [PATCH] schemas: Allow clocks: property in cache nodes

[Conor Dooley <conor@kernel.org>]

[-- Attachment #1: Type: text/plain, Size: 1392 bytes --]

On Sun, May 03, 2026 at 05:44:13PM +0200, Marek Vasut wrote:
> Renesas R-Mobile APE6 currently describes clock which supply the cache
> controller in their DT using "clocks" property. This is not the only
> hardware that has cache controller clock controllable via some sort of
> clock controller, for example Altera SoCFPGA Cyclone V and Arria V also
> has controllable cache controller clock. Allow clocks: property in cache
> controller node to allow users to fully describe such hardware.

Hmm, shouldn't these cache controllers have dedicated bindings that
enforce their clock requirements?

> 
> Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
> ---
> Cc: Conor Dooley <conor+dt@kernel.org>
> Cc: Geert Uytterhoeven <geert+renesas@glider.be>
> Cc: Krzysztof Kozlowski <krzk+dt@kernel.org>
> Cc: Rob Herring <robh@kernel.org>
> Cc: devicetree@vger.kernel.org
> Cc: linux-renesas-soc@vger.kernel.org
> ---
>  dtschema/schemas/cache.yaml | 3 +++
>  1 file changed, 3 insertions(+)
> 
> diff --git a/dtschema/schemas/cache.yaml b/dtschema/schemas/cache.yaml
> index 73d345f..dee1cd5 100644
> --- a/dtschema/schemas/cache.yaml
> +++ b/dtschema/schemas/cache.yaml
> @@ -33,6 +33,9 @@ properties:
>    compatible:
>      const: cache
>  
> +  clocks:
> +    maxItems: 1
> +
>    power-domains:
>      maxItems: 1
>  
> -- 
> 2.53.0
> 
> 

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 228 bytes --]