Devicetree
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: Prabhakar <prabhakar.csengg@gmail.com>
Cc: conor+dt@kernel.org, robh@kernel.org, devicetree@vger.kernel.org,
	wsa+renesas@sang-engineering.com
Subject: Re: [PATCH 1/3] arm64: dts: renesas: r9a09g077: Add xSPI nodes
Date: Tue, 26 May 2026 21:00:56 +0000	[thread overview]
Message-ID: <20260526210056.ADE551F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260526204045.3481604-2-prabhakar.mahadev-lad.rj@bp.renesas.com>

Thank you for your contribution! Sashiko AI review found 2 potential issue(s) to consider:
- [Medium] The xSPI nodes provide fewer clocks and resets than strictly required by the fallback compatible string 'renesas,r9a09g047-xspi', causing dtbs_check validation failures and breaking the hardware compatibility contract.
- [Low] Inconsistent numeric formatting in the 'resets' property between xspi0 and xspi1.
--

commit 5e178072e3e48c6e7ba03bbaf8ea699cb37031c4
Author: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>

arm64: dts: renesas: r9a09g077: Add xSPI nodes

This commit adds device tree nodes for the two xSPI (Expanded SPI)
controllers integrated into the RZ/T2H (R9A09G077) SoC.

> diff --git a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi b/arch/arm64/boot/dts/renesas/r9a09g077.dtsi
> --- a/arch/arm64/boot/dts/renesas/r9a09g077.dtsi
> +++ b/arch/arm64/boot/dts/renesas/r9a09g077.dtsi
[ ... ]
> +		xspi0: spi@801c0000 {
> +			compatible = "renesas,r9a09g077-xspi", "renesas,r9a09g047-xspi";
> +			reg = <0 0x801c0000 0 0x1000>,
> +			      <0 0x40000000 0 0x10000000>;
> +			reg-names = "regs", "dirmap";
> +			interrupts = <GIC_SPI 654 IRQ_TYPE_LEVEL_HIGH>,
> +				     <GIC_SPI 655 IRQ_TYPE_LEVEL_HIGH>;
> +			interrupt-names = "pulse", "err_pulse";
> +			clocks = <&cpg CPG_MOD 4>,
> +				 <&cpg CPG_CORE R9A09G077_XSPI_CLK0>;
> +			clock-names = "ahb", "spi";
> +			resets = <&cpg 0x4>;

[Severity: Medium]
Will this trigger validation errors during make dtbs_check?

The fallback compatible string renesas,r9a09g047-xspi typically requires
exactly 4 clocks (ahb, axi, spi, spix2) and 2 resets (hresetn, aresetn) in
its bindings schema. Since these nodes only provide 2 clocks and 1 reset,
does this break the hardware compatibility contract expected by older
software?

Should there be a corresponding dt-bindings schema update to document the
new compatible string and relax these resource constraints?

> +			reset-names = "hresetn";
> +			power-domains = <&cpg>;
> +			#address-cells = <1>;
> +			#size-cells = <0>;
> +			status = "disabled";
> +		};
> +
> +		xspi1: spi@801c1000 {
[ ... ]
> +			clock-names = "ahb", "spi";
> +			resets = <&cpg 5>;

[Severity: Low]
This isn't a bug, but the reset index is formatted as a decimal here,
whereas the xspi0 node above uses hexadecimal (0x4). Would it be better
to use consistent numeric formatting across adjacent, identical hardware
block definitions?

> +			reset-names = "hresetn";
> +			power-domains = <&cpg>;
> +			#address-cells = <1>;
> +			#size-cells = <0>;
> +			status = "disabled";
> +		};

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20260526204045.3481604-1-prabhakar.mahadev-lad.rj@bp.renesas.com?part=1

  reply	other threads:[~2026-05-26 21:00 UTC|newest]

Thread overview: 10+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-05-26 20:40 [PATCH 0/3] Add xSPI support for RZT2H, RZN2H SoCs Prabhakar
2026-05-26 20:40 ` [PATCH 1/3] arm64: dts: renesas: r9a09g077: Add xSPI nodes Prabhakar
2026-05-26 21:00   ` sashiko-bot [this message]
2026-05-26 20:40 ` [PATCH 2/3] arm64: dts: renesas: r9a09g087: " Prabhakar
2026-05-26 21:14   ` sashiko-bot
2026-05-26 20:40 ` [PATCH 3/3] arm64: dts: renesas: rzt2h-n2h-evk: Enable " Prabhakar
2026-05-26 21:23   ` sashiko-bot
  -- strict thread matches above, loose matches on Subject: below --
2026-05-05 12:01 [PATCH 0/3] Add xSPI nodes to RZ/N2H and RZ/T2H DTSI files, and enable on RZ/T2H-N2H EVKs Prabhakar
2026-05-05 12:01 ` [PATCH 1/3] arm64: dts: renesas: r9a09g077: Add xSPI nodes Prabhakar
2026-05-27 10:07   ` Geert Uytterhoeven
2026-05-27 12:18     ` Lad, Prabhakar

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260526210056.ADE551F000E9@smtp.kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=prabhakar.csengg@gmail.com \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    --cc=wsa+renesas@sang-engineering.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox