Linux MIPS Architecture development
 help / color / mirror / Atom feed
* reenabling interrupts on return from function
@ 2002-06-15 21:49 Justin Carlson
  2002-06-15 22:22 ` Justin Carlson
  0 siblings, 1 reply; 3+ messages in thread
From: Justin Carlson @ 2002-06-15 21:49 UTC (permalink / raw)
  To: linux-mips

I'm obviously missing something basic here.

Looking at stackframe.h, I see this code as a part of RESTORE_SOME


		mfc0	t0, CP0_STATUS;                  \
		.set	pop;                             \
		ori	t0, 0x1f;                        \
		xori	t0, 0x1f;                        \
		mtc0	t0, CP0_STATUS;                  

Here, we're explicitly clearing the IE bit (among others) in the status
register, and we leave it cleared.  The status register is not touched
again until we do an eret.

First, why do we explicitly clear the IE bit, when we're running with
the EXL bit set?  And where is the black magic that is re-enabling
interrupts for the return to usermode?

I must be missing something really fundamental here.  Anyone care to
point out my obvious gaps of knowledge?  :) 

Thanks,
  Justin

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2002-06-19 15:13 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2002-06-15 21:49 reenabling interrupts on return from function Justin Carlson
2002-06-15 22:22 ` Justin Carlson
2002-06-19 15:16   ` Maciej W. Rozycki

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox