From: Michael Walle <michael@walle.cc>
To: Takahiro Kuwano <tkuw584924@gmail.com>
Cc: miquel.raynal@bootlin.com, linux-mtd@lists.infradead.org,
tudor.ambarus@linaro.org, pratyush@kernel.org, richard@nod.at,
vigneshr@ti.com, d-gole@ti.com, Bacem.Daassi@infineon.com,
Takahiro Kuwano <Takahiro.Kuwano@infineon.com>
Subject: Re: [PATCH 3/5] mtd: spi-nor: spansion: Add MCP support in octal_dtr_enable()
Date: Tue, 18 Jul 2023 09:30:30 +0200 [thread overview]
Message-ID: <0f9e1cad34038cbed3c9ca277fe4b6eb@walle.cc> (raw)
In-Reply-To: <4917c61b-7f08-44f4-5a14-3443349e3277@gmail.com>
Hi,
>>> S28HS02GT is multi-chip package (MCP) device that requires Octal DTR
>>> configuraion for each die. We can access to configuration registers
>>> in each
>>> die by using params->n_dice and params->vreg_offset[] populated from
>>> SFDP.
>>
>> I'm looking into cleaning up the flash db and come across the n_banks
>> and n_dice parameter. Which sounds like they seem to be similar, maybe
>> identical? Unfortunately, there is no public datasheet for the
>> macronix
>> flash.. IIRC there is one for the Semperflashes but I'm not sure if
>> there
>> is one for the MCP parts.
>> Could we somehow clarify if these are the same properties? I've looked
>> at
>> the SFDP tables of the macronix flash and they don't have the SCCR map
>> for
>> multi chip devices :/
>>
>> -michael
>
> The n_banks and n_dice are different properties. One die can contain
> multiple
> banks. Infineon does not have multi-bank parts that support RWW. The
> SEMPER
> MCP parts do not support RWW on different die.
Ok. thanks for the quick answer!
-michael
______________________________________________________
Linux MTD discussion mailing list
http://lists.infradead.org/mailman/listinfo/linux-mtd/
next prev parent reply other threads:[~2023-07-19 6:04 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-06-12 10:04 [PATCH 0/5] mtd: spi-nor: spansion: Add support for Infineon S28HS02GT tkuw584924
2023-06-12 10:04 ` [PATCH 1/5] mtd: spi-nor: spansion: Preserve CFR2V[7] when writing MEMLAT tkuw584924
2023-06-12 10:51 ` Tudor Ambarus
2023-06-12 10:04 ` [PATCH 2/5] mtd: spi-nor: spansion: Rework octal_dtr_enable() tkuw584924
2023-06-12 12:05 ` Tudor Ambarus
2023-06-12 10:04 ` [PATCH 3/5] mtd: spi-nor: spansion: Add MCP support in octal_dtr_enable() tkuw584924
2023-06-12 12:13 ` Tudor Ambarus
2023-07-17 22:49 ` Michael Walle
2023-07-18 7:06 ` Takahiro Kuwano
2023-07-18 7:30 ` Michael Walle [this message]
2023-06-12 10:04 ` [PATCH 4/5] mtd: spi-nor: spansion: Octal DTR support in RD_ANY_REG_OP tkuw584924
2023-06-12 12:18 ` Tudor Ambarus
2023-06-12 10:04 ` [PATCH 5/5] mtd: spi-nor: spansion: Add S28HS02GT ID and fixups tkuw584924
2023-06-12 12:23 ` Tudor Ambarus
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=0f9e1cad34038cbed3c9ca277fe4b6eb@walle.cc \
--to=michael@walle.cc \
--cc=Bacem.Daassi@infineon.com \
--cc=Takahiro.Kuwano@infineon.com \
--cc=d-gole@ti.com \
--cc=linux-mtd@lists.infradead.org \
--cc=miquel.raynal@bootlin.com \
--cc=pratyush@kernel.org \
--cc=richard@nod.at \
--cc=tkuw584924@gmail.com \
--cc=tudor.ambarus@linaro.org \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox