[GIT PULL] RISC-V Sophgo Devicetrees for v6.17

[Chen Wang <unicorn_wang@outlook.com>]

Hey Arnd,

Please pull dt changes for RISC-V/Sophgo.

Thanks,

Chen

The following changes since commit 347e9f5043c89695b01e66b3ed111755afcf1911:

   Linux 6.16-rc6 (2025-07-13 14:25:58 -0700)

are available in the Git repository at:

   https://github.com/sophgo/linux.git tags/riscv-sophgo-dt-for-v6.17

for you to fetch changes up to a3ec6cda33ea16e3b7cfee80a6278085948cb793:

   riscv: dts: sophgo: sophgo-srd3-10: reserve uart0 device (2025-07-14 
08:44:04 +0800)

----------------------------------------------------------------
RISC-V Devicetrees for v6.17

Sophgo:

For CV18xx serials:
- Add rtcsys device node.
- Add reset device node.
- Add ethernet device node.
- Add support for Duo Module 01 Evaluation Board.
   This board uses SG2000(old codename CV181xH),
   which is dual-arch, RISC-V and ARM64. This
   patch add the support for ARM64.
- Enable ethernet device for Huashan Pi.

For SG2042:
- Add ISA extensions such as xtheadvector/ziccrse/zfh.
- Add ethernet device node.
- Add Sophgo SG2042_EVB_V1 & SG2042_EVB_V2 boards.

For SG2044:
- Add pmu configuration
- Add ziccrse extension
- Add missing riscv,cbop-block-size property
- Add MSI/PCIe device node
- Add pwm device node
- Add SPI-NOR device node
- Add pinctrl device node
- Add ethernet device node
- Add MMC device node
- add DMA device node
- Add I2C device node
- Add GPIO device node
- Add clock device node
- Add system controller device node
- Add HWMON MCU device for sophgo-srd3-10 board.
- Reserve uart0 device node for sophgo-srd3-10 board.

Signed-off-by: Chen Wang <unicorn_wang@outlook.com>

----------------------------------------------------------------
Alexander Sverdlin (7):
       riscv: dts: sophgo: cv18xx: Add RTCSYS device node
       dt-bindings: soc: sophgo: Move SoCs/boards from riscv into soc, 
add SG2000
       arm64: dts: sophgo: Add initial SG2000 SoC device tree
       arm64: dts: sophgo: Add Duo Module 01
       arm64: dts: sophgo: Add Duo Module 01 Evaluation Board
       arm64: Add SOPHGO SOC family Kconfig support
       arm64: defconfig: Enable rudimentary Sophgo SG2000 support

Han Gao (7):
       riscv: dts: sophgo: Add xtheadvector to the sg2042 devicetree
       riscv: dts: sophgo: add ziccrse for sg2042
       riscv: dts: sophgo: add zfh for sg2042
       riscv: dts: sophgo: sg2044: add ziccrse extension
       dt-bindings: riscv: add Sophgo SG2042_EVB_V1.X/V2.0 bindings
       riscv: dts: sophgo: add Sophgo SG2042_EVB_V1.X board device tree
       riscv: dts: sophgo: add Sophgo SG2042_EVB_V2.0 board device tree

Inochi Amaoto (20):
       riscv: dts: sophgo: sg2044: Add system controller device
       riscv: dts: sophgo: sg2044: Add clock controller device
       riscv: dts: sophgo: sg2044: Add GPIO device
       riscv: dts: sophgo: sg2044: Add I2C device
       riscv: dts: sophgo: sg2044: add DMA controller device
       riscv: dts: sophgo: sg2044: Add MMC controller device
       riscv: dts: sophgo: sophgo-srd3-10: add HWMON MCU device
       riscv: dts: sophgo: sg2044: Add ethernet control device
       riscv: dts: sophgo: sg2044: Add pinctrl device
       riscv: dts: sophgo: sg2044: Add missing riscv,cbop-block-size 
property
       riscv: dts: sophgo: add reset generator for Sophgo CV1800 series SoC
       riscv: dts: sophgo: add reset configuration for Sophgo CV1800 
series SoC
       riscv: dts: sophgo: sg2044: add MSI device support for SG2044
       riscv: dts: sophgo: sg2044: add PCIe device support for SG2044
       riscv: dts: sophgo: sg2044: add pmu configuration
       riscv: dts: sophgo: Add ethernet device for cv18xx
       riscv: dts: sophgo: Add mdio multiplexer device for cv18xx
       riscv: dts: sophgo: Enable ethernet device for Huashan Pi
       riscv: dts: sophgo: add ethernet GMAC device for sg2042
       riscv: dts: sophgo: sophgo-srd3-10: reserve uart0 device

Longbin Li (2):
       riscv: dts: sophgo: add SG2044 SPI NOR controller driver
       riscv: dts: sophgo: add pwm controller for SG2044

  .../bindings/{riscv => soc/sophgo}/sophgo.yaml     |   9 +-
  arch/arm64/Kconfig.platforms                       |   6 +
  arch/arm64/boot/dts/Makefile                       |   1 +
  arch/arm64/boot/dts/sophgo/Makefile                |   2 +
  .../dts/sophgo/sg2000-milkv-duo-module-01-evb.dts  |  76 ++++
  .../dts/sophgo/sg2000-milkv-duo-module-01.dtsi     |  40 ++
  arch/arm64/boot/dts/sophgo/sg2000.dtsi             |  86 ++++
  arch/arm64/configs/defconfig                       |   4 +
  arch/riscv/boot/dts/sophgo/Makefile                |   2 +
  arch/riscv/boot/dts/sophgo/cv180x.dtsi             | 110 +++++
  arch/riscv/boot/dts/sophgo/cv1812h-huashan-pi.dts  |   8 +
  arch/riscv/boot/dts/sophgo/cv18xx-reset.h          |  98 ++++
  arch/riscv/boot/dts/sophgo/sg2042-cpus.dtsi        | 384 ++++++++++------
  arch/riscv/boot/dts/sophgo/sg2042-evb-v1.dts       | 245 ++++++++++
  arch/riscv/boot/dts/sophgo/sg2042-evb-v2.dts       | 233 ++++++++++
  arch/riscv/boot/dts/sophgo/sg2042.dtsi             |  61 +++
  arch/riscv/boot/dts/sophgo/sg2044-cpus.dtsi        | 283 +++++++++---
  .../boot/dts/sophgo/sg2044-sophgo-srd3-10.dts      |  87 ++++
  arch/riscv/boot/dts/sophgo/sg2044.dtsi             | 499 
+++++++++++++++++++++
  19 files changed, 2041 insertions(+), 193 deletions(-)
  rename Documentation/devicetree/bindings/{riscv => 
soc/sophgo}/sophgo.yaml (76%)
  create mode 100644 arch/arm64/boot/dts/sophgo/Makefile
  create mode 100644 
arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01-evb.dts
  create mode 100644 
arch/arm64/boot/dts/sophgo/sg2000-milkv-duo-module-01.dtsi
  create mode 100644 arch/arm64/boot/dts/sophgo/sg2000.dtsi
  create mode 100644 arch/riscv/boot/dts/sophgo/cv18xx-reset.h
  create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-evb-v1.dts
  create mode 100644 arch/riscv/boot/dts/sophgo/sg2042-evb-v2.dts


_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv