* [PATCH 1/2] ath9k: Set appropriate bit for AR9565 in btc control register
@ 2012-10-15 6:28 Bala Shanmugam
2012-10-15 7:22 ` Rajkumar Manoharan
0 siblings, 1 reply; 2+ messages in thread
From: Bala Shanmugam @ 2012-10-15 6:28 UTC (permalink / raw)
To: linville; +Cc: linux-wireless
Signed-off-by: Bala Shanmugam <bkamatch@qca.qualcomm.com>
---
drivers/net/wireless/ath/ath9k/ar9003_mci.c | 30 ++++++++++++++++++--------
1 files changed, 21 insertions(+), 9 deletions(-)
diff --git a/drivers/net/wireless/ath/ath9k/ar9003_mci.c b/drivers/net/wireless/ath/ath9k/ar9003_mci.c
index 44c202c..841f2b9 100644
--- a/drivers/net/wireless/ath/ath9k/ar9003_mci.c
+++ b/drivers/net/wireless/ath/ath9k/ar9003_mci.c
@@ -843,15 +843,27 @@ int ar9003_mci_reset(struct ath_hw *ah, bool en_int, bool is_2g,
* MCI mode will be enabled later, right before reset the MCI TX and RX.
*/
- regval = SM(1, AR_BTCOEX_CTRL_AR9462_MODE) |
- SM(1, AR_BTCOEX_CTRL_WBTIMER_EN) |
- SM(1, AR_BTCOEX_CTRL_PA_SHARED) |
- SM(1, AR_BTCOEX_CTRL_LNA_SHARED) |
- SM(2, AR_BTCOEX_CTRL_NUM_ANTENNAS) |
- SM(3, AR_BTCOEX_CTRL_RX_CHAIN_MASK) |
- SM(0, AR_BTCOEX_CTRL_1_CHAIN_ACK) |
- SM(0, AR_BTCOEX_CTRL_1_CHAIN_BCN) |
- SM(0, AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN);
+ if (AR_SREV_9565(ah)) {
+ regval = SM(1, AR_BTCOEX_CTRL_AR9462_MODE) |
+ SM(1, AR_BTCOEX_CTRL_WBTIMER_EN) |
+ SM(0, AR_BTCOEX_CTRL_PA_SHARED) |
+ SM(0, AR_BTCOEX_CTRL_LNA_SHARED) |
+ SM(2, AR_BTCOEX_CTRL_NUM_ANTENNAS) |
+ SM(1, AR_BTCOEX_CTRL_RX_CHAIN_MASK) |
+ SM(0, AR_BTCOEX_CTRL_1_CHAIN_ACK) |
+ SM(0, AR_BTCOEX_CTRL_1_CHAIN_BCN) |
+ SM(0, AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN);
+ } else {
+ regval = SM(1, AR_BTCOEX_CTRL_AR9462_MODE) |
+ SM(1, AR_BTCOEX_CTRL_WBTIMER_EN) |
+ SM(1, AR_BTCOEX_CTRL_PA_SHARED) |
+ SM(1, AR_BTCOEX_CTRL_LNA_SHARED) |
+ SM(2, AR_BTCOEX_CTRL_NUM_ANTENNAS) |
+ SM(3, AR_BTCOEX_CTRL_RX_CHAIN_MASK) |
+ SM(0, AR_BTCOEX_CTRL_1_CHAIN_ACK) |
+ SM(0, AR_BTCOEX_CTRL_1_CHAIN_BCN) |
+ SM(0, AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN);
+ }
REG_WRITE(ah, AR_BTCOEX_CTRL, regval);
--
1.7.4.1
^ permalink raw reply related [flat|nested] 2+ messages in thread
* Re: [PATCH 1/2] ath9k: Set appropriate bit for AR9565 in btc control register
2012-10-15 6:28 [PATCH 1/2] ath9k: Set appropriate bit for AR9565 in btc control register Bala Shanmugam
@ 2012-10-15 7:22 ` Rajkumar Manoharan
0 siblings, 0 replies; 2+ messages in thread
From: Rajkumar Manoharan @ 2012-10-15 7:22 UTC (permalink / raw)
To: Bala Shanmugam; +Cc: linville, linux-wireless
On Mon, Oct 15, 2012 at 11:58:33AM +0530, Bala Shanmugam wrote:
> Signed-off-by: Bala Shanmugam <bkamatch@qca.qualcomm.com>
> ---
> drivers/net/wireless/ath/ath9k/ar9003_mci.c | 30 ++++++++++++++++++--------
> 1 files changed, 21 insertions(+), 9 deletions(-)
>
> diff --git a/drivers/net/wireless/ath/ath9k/ar9003_mci.c b/drivers/net/wireless/ath/ath9k/ar9003_mci.c
> index 44c202c..841f2b9 100644
> --- a/drivers/net/wireless/ath/ath9k/ar9003_mci.c
> +++ b/drivers/net/wireless/ath/ath9k/ar9003_mci.c
> @@ -843,15 +843,27 @@ int ar9003_mci_reset(struct ath_hw *ah, bool en_int, bool is_2g,
> * MCI mode will be enabled later, right before reset the MCI TX and RX.
> */
>
> - regval = SM(1, AR_BTCOEX_CTRL_AR9462_MODE) |
> - SM(1, AR_BTCOEX_CTRL_WBTIMER_EN) |
> - SM(1, AR_BTCOEX_CTRL_PA_SHARED) |
> - SM(1, AR_BTCOEX_CTRL_LNA_SHARED) |
> - SM(2, AR_BTCOEX_CTRL_NUM_ANTENNAS) |
> - SM(3, AR_BTCOEX_CTRL_RX_CHAIN_MASK) |
> - SM(0, AR_BTCOEX_CTRL_1_CHAIN_ACK) |
> - SM(0, AR_BTCOEX_CTRL_1_CHAIN_BCN) |
> - SM(0, AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN);
> + if (AR_SREV_9565(ah)) {
> + regval = SM(1, AR_BTCOEX_CTRL_AR9462_MODE) |
> + SM(1, AR_BTCOEX_CTRL_WBTIMER_EN) |
> + SM(0, AR_BTCOEX_CTRL_PA_SHARED) |
> + SM(0, AR_BTCOEX_CTRL_LNA_SHARED) |
> + SM(2, AR_BTCOEX_CTRL_NUM_ANTENNAS) |
> + SM(1, AR_BTCOEX_CTRL_RX_CHAIN_MASK) |
> + SM(0, AR_BTCOEX_CTRL_1_CHAIN_ACK) |
> + SM(0, AR_BTCOEX_CTRL_1_CHAIN_BCN) |
> + SM(0, AR_BTCOEX_CTRL_ONE_STEP_LOOK_AHEAD_EN);
NACK. AR9565 uses ANT-1 sharing architecture. These settings are applicable to ANT-2
arch which we don't support. I'll send updated change along with btcoex patch series.
-Rajkumar
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2012-10-15 7:39 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2012-10-15 6:28 [PATCH 1/2] ath9k: Set appropriate bit for AR9565 in btc control register Bala Shanmugam
2012-10-15 7:22 ` Rajkumar Manoharan
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox