* [PATCH] riscv: typo in comment for get_f64_reg
@ 2024-03-17 5:55 Xingyou Chen
2024-03-17 6:07 ` Randy Dunlap
2024-05-22 23:51 ` patchwork-bot+linux-riscv
0 siblings, 2 replies; 3+ messages in thread
From: Xingyou Chen @ 2024-03-17 5:55 UTC (permalink / raw)
To: linux-riscv
Cc: linux-kernel, ajones, cleger, aou, palmer, paul.walmsley,
Xingyou Chen
Signed-off-by: Xingyou Chen <rockrush@rockwork.org>
---
arch/riscv/kernel/fpu.S | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/riscv/kernel/fpu.S b/arch/riscv/kernel/fpu.S
index 2c543f130f93..327cf527dd7e 100644
--- a/arch/riscv/kernel/fpu.S
+++ b/arch/riscv/kernel/fpu.S
@@ -211,7 +211,7 @@ SYM_FUNC_START(put_f64_reg)
SYM_FUNC_END(put_f64_reg)
/*
- * put_f64_reg - Get a 64 bits FP register value and returned it or store it to
+ * get_f64_reg - Get a 64 bits FP register value and returned it or store it to
* a pointer.
* a0 = FP register index to be retrieved
* a1 = If xlen == 32, pointer which should be loaded with the FP register value
--
2.43.0
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH] riscv: typo in comment for get_f64_reg
2024-03-17 5:55 [PATCH] riscv: typo in comment for get_f64_reg Xingyou Chen
@ 2024-03-17 6:07 ` Randy Dunlap
2024-05-22 23:51 ` patchwork-bot+linux-riscv
1 sibling, 0 replies; 3+ messages in thread
From: Randy Dunlap @ 2024-03-17 6:07 UTC (permalink / raw)
To: Xingyou Chen, linux-riscv
Cc: linux-kernel, ajones, cleger, aou, palmer, paul.walmsley
On 3/16/24 22:55, Xingyou Chen wrote:
> Signed-off-by: Xingyou Chen <rockrush@rockwork.org>
Reviewed-by: Randy Dunlap <rdunlap@infradead.org>
Thanks.
> ---
> arch/riscv/kernel/fpu.S | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/arch/riscv/kernel/fpu.S b/arch/riscv/kernel/fpu.S
> index 2c543f130f93..327cf527dd7e 100644
> --- a/arch/riscv/kernel/fpu.S
> +++ b/arch/riscv/kernel/fpu.S
> @@ -211,7 +211,7 @@ SYM_FUNC_START(put_f64_reg)
> SYM_FUNC_END(put_f64_reg)
>
> /*
> - * put_f64_reg - Get a 64 bits FP register value and returned it or store it to
> + * get_f64_reg - Get a 64 bits FP register value and returned it or store it to
> * a pointer.
> * a0 = FP register index to be retrieved
> * a1 = If xlen == 32, pointer which should be loaded with the FP register value
--
#Randy
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH] riscv: typo in comment for get_f64_reg
2024-03-17 5:55 [PATCH] riscv: typo in comment for get_f64_reg Xingyou Chen
2024-03-17 6:07 ` Randy Dunlap
@ 2024-05-22 23:51 ` patchwork-bot+linux-riscv
1 sibling, 0 replies; 3+ messages in thread
From: patchwork-bot+linux-riscv @ 2024-05-22 23:51 UTC (permalink / raw)
To: Xingyou Chen
Cc: linux-riscv, linux-kernel, ajones, cleger, aou, palmer,
paul.walmsley
Hello:
This patch was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@rivosinc.com>:
On Sun, 17 Mar 2024 13:55:56 +0800 you wrote:
> Signed-off-by: Xingyou Chen <rockrush@rockwork.org>
> ---
> arch/riscv/kernel/fpu.S | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
Here is the summary with links:
- riscv: typo in comment for get_f64_reg
https://git.kernel.org/riscv/c/fca93def4e41
You are awesome, thank you!
--
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2024-05-22 23:51 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2024-03-17 5:55 [PATCH] riscv: typo in comment for get_f64_reg Xingyou Chen
2024-03-17 6:07 ` Randy Dunlap
2024-05-22 23:51 ` patchwork-bot+linux-riscv
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox