From: xiong <xiong@qca.qualcomm.com>
To: <davem@davemloft.net>, <netdev@vger.kernel.org>,
<linux-kernel@vger.kernel.org>
Cc: <qca-linux-team@qualcomm.com>, <nic-devel@qualcomm.com>,
xiong <xiong@qca.qualcomm.com>
Subject: [PATCH 04/10] atl1c: remove code of closing register writable attribution
Date: Tue, 1 May 2012 09:38:52 +0800 [thread overview]
Message-ID: <1335836338-9425-5-git-send-email-xiong@qca.qualcomm.com> (raw)
In-Reply-To: <1335836338-9425-1-git-send-email-xiong@qca.qualcomm.com>
The Close-action is done by atl1c_reset_pcie, remove it from
atl1c_get_permanent_address.
Signed-off-by: xiong <xiong@qca.qualcomm.com>
Tested-by: Liu David <dwliu@qca.qualcomm.com>
---
drivers/net/ethernet/atheros/atl1c/atl1c_hw.c | 6 ------
1 files changed, 0 insertions(+), 6 deletions(-)
diff --git a/drivers/net/ethernet/atheros/atl1c/atl1c_hw.c b/drivers/net/ethernet/atheros/atl1c/atl1c_hw.c
index 49f433e..2522685 100644
--- a/drivers/net/ethernet/atheros/atl1c/atl1c_hw.c
+++ b/drivers/net/ethernet/atheros/atl1c/atl1c_hw.c
@@ -72,7 +72,6 @@ static int atl1c_get_permanent_address(struct atl1c_hw *hw)
u32 i;
u32 otp_ctrl_data;
u32 twsi_ctrl_data;
- u32 ltssm_ctrl_data;
u8 eth_addr[ETH_ALEN];
u16 phy_data;
bool raise_vol = false;
@@ -108,11 +107,6 @@ static int atl1c_get_permanent_address(struct atl1c_hw *hw)
udelay(20);
raise_vol = true;
}
- /* close open bit of ReadOnly*/
- AT_READ_REG(hw, REG_LTSSM_ID_CTRL, <ssm_ctrl_data);
- ltssm_ctrl_data &= ~LTSSM_ID_EN_WRO;
- AT_WRITE_REG(hw, REG_LTSSM_ID_CTRL, ltssm_ctrl_data);
-
AT_READ_REG(hw, REG_TWSI_CTRL, &twsi_ctrl_data);
twsi_ctrl_data |= TWSI_CTRL_SW_LDSTART;
--
1.7.7
next prev parent reply other threads:[~2012-05-01 1:38 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-05-01 1:38 [PATCH 00/10] atl1c: update hardware settings - v4 xiong
2012-05-01 1:38 ` [PATCH 01/10] atl1c: add workaround for issue of bit INTX-disable for MSI interrupt xiong
2012-05-01 1:38 ` [PATCH 02/10] atl1c: add PHY link event(up/down) patch xiong
2012-05-01 1:38 ` [PATCH 03/10] atl1c: clear WoL status when reset pcie xiong
2012-05-01 1:38 ` xiong [this message]
2012-05-01 1:38 ` [PATCH 05/10] atl1c: refine mac address related code xiong
2012-05-01 1:38 ` [PATCH 06/10] atl1c: enlarge L1 response waiting timer xiong
2012-05-01 1:38 ` [PATCH 07/10] atl1c: cancel task when interface closed xiong
2012-05-01 1:38 ` [PATCH 08/10] atl1c: do MAC-reset when PHY link down xiong
2012-05-01 1:38 ` [PATCH 09/10] atl1c: Disable L0S when no cable link xiong
2012-05-01 1:38 ` [PATCH 10/10] atl1c: remove PHY polling from atl1c_change_mtu xiong
2012-05-01 1:45 ` [PATCH 00/10] atl1c: update hardware settings - v4 David Miller
-- strict thread matches above, loose matches on Subject: below --
2012-04-28 1:58 xiong
2012-04-28 1:58 ` [PATCH 04/10] atl1c: remove code of closing register writable attribution xiong
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1335836338-9425-5-git-send-email-xiong@qca.qualcomm.com \
--to=xiong@qca.qualcomm.com \
--cc=davem@davemloft.net \
--cc=linux-kernel@vger.kernel.org \
--cc=netdev@vger.kernel.org \
--cc=nic-devel@qualcomm.com \
--cc=qca-linux-team@qualcomm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox