Linux PCI Non-Transparent Bridge framework and drivers
 help / color / mirror / Atom feed
* AER event in NTB
@ 2018-07-02  4:33 Grace Zhuang
  2018-07-02 16:09 ` Dave Jiang
  0 siblings, 1 reply; 4+ messages in thread
From: Grace Zhuang @ 2018-07-02  4:33 UTC (permalink / raw)
  To: linux-ntb

[-- Attachment #1: Type: text/plain, Size: 279 bytes --]

On Purley platform, have any AER event/msi will be reported in dmesg?
I found there was a ntb-aer branch, but it was maintained before 2015.



Grace Zhuang(庄燕子)
Diagnostics Engineer
+86-21-61006028 ext:7637
13917171202
gzhuang@celestica.com
www.celestica.com

[-- Attachment #2: Type: text/html, Size: 1433 bytes --]

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: AER event in NTB
  2018-07-02  4:33 AER event in NTB Grace Zhuang
@ 2018-07-02 16:09 ` Dave Jiang
  2018-07-13  8:25   ` Grace Zhuang
  0 siblings, 1 reply; 4+ messages in thread
From: Dave Jiang @ 2018-07-02 16:09 UTC (permalink / raw)
  To: Grace Zhuang; +Cc: linux-ntb, Jon Mason



On 07/01/2018 09:33 PM, Grace Zhuang wrote:
> On Purley platform, have any AER event/msi will be reported in dmesg?
> I found there was a ntb-aer branch, but it was maintained before 2015.

Intel NTB does not support standard PCIe AER. Support was never added
for it. I think that branch was Jon playing around with the proprietary
support. I don't believe it ties into the Linux standard PCIe AER
framework.

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: AER event in NTB
  2018-07-02 16:09 ` Dave Jiang
@ 2018-07-13  8:25   ` Grace Zhuang
  2018-07-13 15:47     ` Dave Jiang
  0 siblings, 1 reply; 4+ messages in thread
From: Grace Zhuang @ 2018-07-13  8:25 UTC (permalink / raw)
  To: Dave Jiang; +Cc: linux-ntb, Jon Mason

[-- Attachment #1: Type: text/plain, Size: 960 bytes --]

Thanks Dave.
I studied Intel documents these days.
I found In SKX_EDS_vol2B_546833_Rev1_7.pdf :

In Figure 4-1 NTB Internal Endpoint
    There is Vendor-Specific Advanced Error Reporting Capability.
But in Figure 4-4 NTB External Endpoint
    There is standard Advanced Error Reporting Capability.


Grace Zhuang(庄燕子)
Diagnostics Engineer
+86-21-61006028 ext:7637
13917171202
gzhuang@celestica.com
www.celestica.com

On Tue, Jul 3, 2018 at 12:09 AM, Dave Jiang <dave.jiang@intel.com> wrote:

>
>
> On 07/01/2018 09:33 PM, Grace Zhuang wrote:
> > On Purley platform, have any AER event/msi will be reported in dmesg?
> > I found there was a ntb-aer branch, but it was maintained before 2015.
>
> Intel NTB does not support standard PCIe AER. Support was never added
> for it. I think that branch was Jon playing around with the proprietary
> support. I don't believe it ties into the Linux standard PCIe AER
> framework.
>

[-- Attachment #2: Type: text/html, Size: 2488 bytes --]

^ permalink raw reply	[flat|nested] 4+ messages in thread

* Re: AER event in NTB
  2018-07-13  8:25   ` Grace Zhuang
@ 2018-07-13 15:47     ` Dave Jiang
  0 siblings, 0 replies; 4+ messages in thread
From: Dave Jiang @ 2018-07-13 15:47 UTC (permalink / raw)
  To: Grace Zhuang; +Cc: linux-ntb, Jon Mason



On 07/13/2018 01:25 AM, Grace Zhuang wrote:
> Thanks Dave. 
> I studied Intel documents these days.
> I found In SKX_EDS_vol2B_546833_Rev1_7.pdf :
> 
> In Figure 4-1 NTB Internal Endpoint 
>     There is Vendor-Specific Advanced Error Reporting Capability.
> But in Figure 4-4 NTB External Endpoint 
>     There is standard Advanced Error Reporting Capability.

As far as I know the standard report mechanism is not supported by the
hardware.

> 
> 
> Grace Zhuang(庄燕子)
> Diagnostics Engineer
> +86-21-61006028 ext:7637
> 13917171202
> gzhuang@celestica.com <mailto:gzhuang@celestica.com>
> www.celestica.com <http://www.celestica.com> 
> 
> On Tue, Jul 3, 2018 at 12:09 AM, Dave Jiang <dave.jiang@intel.com
> <mailto:dave.jiang@intel.com>> wrote:
> 
> 
> 
>     On 07/01/2018 09:33 PM, Grace Zhuang wrote:
>     > On Purley platform, have any AER event/msi will be reported in dmesg?
>     > I found there was a ntb-aer branch, but it was maintained before 2015.
> 
>     Intel NTB does not support standard PCIe AER. Support was never added
>     for it. I think that branch was Jon playing around with the proprietary
>     support. I don't believe it ties into the Linux standard PCIe AER
>     framework.
> 
> 

^ permalink raw reply	[flat|nested] 4+ messages in thread

end of thread, other threads:[~2018-07-13 15:48 UTC | newest]

Thread overview: 4+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2018-07-02  4:33 AER event in NTB Grace Zhuang
2018-07-02 16:09 ` Dave Jiang
2018-07-13  8:25   ` Grace Zhuang
2018-07-13 15:47     ` Dave Jiang

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox