From: Chao Liu <chao.liu@processmission.com>
To: Bin Meng <bin.meng@processmission.com>
Cc: QEMU <qemu-devel@nongnu.org>,
Alistair Francis <alistair.francis@wdc.com>,
Conor Dooley <conor@kernel.org>,
Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Sebastian Huber <sebastian.huber@embedded-brains.de>,
Weiwei Li <liwei1518@gmail.com>,
qemu-riscv@nongnu.org
Subject: Re: [PATCH 25/26] tests/functional/riscv64: Add Icicle Kit firmware boot test
Date: Mon, 27 Jul 2026 13:38:04 +0800 [thread overview]
Message-ID: <ambuq9S0x3ipH1zO@ChaodeMacBook-Pro.local> (raw)
In-Reply-To: <20260723151853.2143177-26-bin.meng@processmission.com>
On Thu, Jul 23, 2026 at 11:18:52PM +0800, Bin Meng wrote:
> Add functional coverage using prebuilt HSS and SD card images.
>
> Boot HSS and U-Boot with five harts and 2 GiB of RAM. Connect
> the test console to MMUART1 and let U-Boot start Linux.
>
> The complete boot exercises the SDHCI controller in the DMA modes
> used at each stage. HSS uses Version 4 64-bit SDMA to load U-Boot.
> U-Boot uses ADMA2-64 to read the boot script and the large FIT
> image. Linux then selects 64-bit ADMA for SD card and rootfs I/O.
>
> Check the machine identity, kernel ADMA initialization, root
> filesystem mount, and login prompt.
>
> Signed-off-by: Bin Meng <bin.meng@processmission.com>
Reviewed-by: Chao Liu <chao.liu@processmission.com>
Thanks,
Chao
> ---
>
> MAINTAINERS | 1 +
> tests/functional/riscv64/meson.build | 2 +
> .../riscv64/test_microchip_icicle_kit.py | 52 +++++++++++++++++++
> 3 files changed, 55 insertions(+)
> create mode 100644 tests/functional/riscv64/test_microchip_icicle_kit.py
>
> diff --git a/MAINTAINERS b/MAINTAINERS
> index 4bcc59f1cf..800a2f31cd 100644
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -1780,6 +1780,7 @@ F: include/hw/misc/mchp_pfsoc_ioscb.h
> F: include/hw/misc/mchp_pfsoc_l2cc.h
> F: include/hw/misc/mchp_pfsoc_sysreg.h
> F: include/hw/rtc/mchp_pfsoc_rtc.h
> +F: tests/functional/riscv64/test_microchip_icicle_kit.py
> F: tests/qtest/mchp_pfsoc_l2cc_test.c
> F: tests/qtest/mchp_pfsoc_rtc_test.c
>
> diff --git a/tests/functional/riscv64/meson.build b/tests/functional/riscv64/meson.build
> index d1a3e6c2bf..cbf61d9535 100644
> --- a/tests/functional/riscv64/meson.build
> +++ b/tests/functional/riscv64/meson.build
> @@ -3,6 +3,7 @@
> test_riscv64_timeouts = {
> 'boston' : 120,
> 'k230' : 120,
> + 'microchip_icicle_kit' : 180,
> 'tuxrun' : 120,
> }
>
> @@ -15,6 +16,7 @@ tests_riscv64_system_thorough = [
> 'endianness',
> 'boston',
> 'k230',
> + 'microchip_icicle_kit',
> 'sifive_u',
> 'tt_atlantis',
> 'tuxrun',
> diff --git a/tests/functional/riscv64/test_microchip_icicle_kit.py b/tests/functional/riscv64/test_microchip_icicle_kit.py
> new file mode 100644
> index 0000000000..a75803fb84
> --- /dev/null
> +++ b/tests/functional/riscv64/test_microchip_icicle_kit.py
> @@ -0,0 +1,52 @@
> +#!/usr/bin/env python3
> +#
> +# Functional test that boots HSS, U-Boot, and Linux on an Icicle Kit.
> +#
> +# Copyright (c) 2026 Process Mission
> +#
> +# Author:
> +# Bin Meng <bin.meng@processmission.com>
> +#
> +# SPDX-License-Identifier: GPL-2.0-or-later
> +
> +from qemu_test import Asset, LinuxKernelTest
> +
> +
> +class MicrochipIcicleKitMachine(LinuxKernelTest):
> +
> + ASSET_IMAGES = Asset(
> + ('https://github.com/processmission/qemu-machine-images/releases/'
> + 'download/v1.0.0/'
> + 'riscv64-microchip-icicle-kit-v1.0.0.tar.zst'),
> + '8a8a831f5a1715503abf88386fca81c8e5edb303bff0265118f6ac35a725d27f')
> +
> + def test_microchip_icicle_kit_boot(self):
> + self.require_accelerator('tcg')
> + self.set_machine('microchip-icicle-kit')
> +
> + archive_path = self.uncompress(
> + self.ASSET_IMAGES, target='microchip_icicle_kit_images.tar')
> + self.archive_extract(archive_path, format='tar')
> + firmware_path = self.scratch_file('images', 'hss.bin')
> + sdcard_path = self.scratch_file('images', 'sdcard.img')
> +
> + self.vm.set_console(console_index=1)
> + self.vm.add_args(
> + '-smp', '5',
> + '-m', '2G',
> + '-bios', firmware_path,
> + '-drive', f'if=sd,file={sdcard_path},format=raw,snapshot=on',
> + '-no-reboot')
> + self.vm.launch()
> +
> + self.wait_for_console_pattern('U-Boot ')
> + self.wait_for_console_pattern('Starting kernel ...')
> + self.wait_for_console_pattern(
> + 'Machine model: Microchip PolarFire-SoC Icicle Kit')
> + self.wait_for_console_pattern('using ADMA 64-bit')
> + self.wait_for_console_pattern('VFS: Mounted root')
> + self.wait_for_console_pattern('mpfs_icicle login:')
> +
> +
> +if __name__ == '__main__':
> + LinuxKernelTest.main()
> --
> 2.34.1
>
prev parent reply other threads:[~2026-07-27 5:38 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-23 15:18 [PATCH 00/26] hw/riscv: Restore Microchip PolarFire SoC Icicle Kit firmware boot Bin Meng
2026-07-23 15:18 ` [PATCH 01/26] hw/riscv: pfsoc: Correct the L2LIM maximum mapped size Bin Meng
2026-07-27 5:23 ` Chao Liu
2026-07-23 15:18 ` [PATCH 02/26] hw/riscv: pfsoc: Map the L2 zero device window Bin Meng
2026-07-27 5:24 ` Chao Liu
2026-07-23 15:18 ` [PATCH 03/26] hw/misc: pfsoc: Support PolarFire SoC DDR training with newer version HSS Bin Meng
2026-07-23 15:18 ` [PATCH 04/26] hw/misc: pfsoc: Model L2 cache controller registers Bin Meng
2026-07-23 15:18 ` [PATCH 05/26] hw/riscv: pfsoc: Couple L2CC to L2-LIM Bin Meng
2026-07-27 5:30 ` Chao Liu
2026-07-23 15:18 ` [PATCH 06/26] tests/qtest: Add PolarFire SoC L2CC coverage Bin Meng
2026-07-23 15:18 ` [PATCH 15/26] hw/misc: pfsoc: Model PolarFire SoC serial number service Bin Meng
2026-07-23 15:18 ` [PATCH 16/26] hw/rtc: Add PolarFire SoC RTC model Bin Meng
2026-07-23 15:28 ` Conor Dooley
2026-07-23 15:55 ` Bin Meng
2026-07-23 15:58 ` Conor Dooley
2026-07-23 16:07 ` Bin Meng
2026-07-23 15:18 ` [PATCH 17/26] hw/riscv: pfsoc: Add PolarFire SoC RTC to Icicle Kit Bin Meng
2026-07-27 5:31 ` Chao Liu
2026-07-23 15:18 ` [PATCH 18/26] tests/qtest: Add PolarFire SoC RTC coverage Bin Meng
2026-07-23 15:18 ` [PATCH 19/26] hw/misc: pfsoc: Honor PolarFire service notification requests Bin Meng
2026-07-27 5:32 ` Chao Liu
2026-07-23 15:18 ` [PATCH 20/26] hw/riscv: pfsoc: Correct PolarFire SoC DDR aliases Bin Meng
2026-07-27 5:33 ` Chao Liu
2026-07-23 15:18 ` [PATCH 21/26] hw/riscv: pfsoc: Fix Icicle Kit RAM size at 2 GiB Bin Meng
2026-07-27 5:33 ` Chao Liu
2026-07-23 15:18 ` [PATCH 22/26] hw/riscv: pfsoc: Fix Icicle Kit hart count at five Bin Meng
2026-07-27 5:37 ` Chao Liu
2026-07-23 15:18 ` [PATCH 23/26] docs/system/riscv: Document Icicle Kit HSS boot Bin Meng
2026-07-23 15:18 ` [PATCH 24/26] docs/system/riscv: pfsoc: Document CLINT topology for direct Linux boot Bin Meng
2026-07-23 15:18 ` [PATCH 25/26] tests/functional/riscv64: Add Icicle Kit firmware boot test Bin Meng
2026-07-27 5:38 ` Chao Liu [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ambuq9S0x3ipH1zO@ChaodeMacBook-Pro.local \
--to=chao.liu@processmission.com \
--cc=alistair.francis@wdc.com \
--cc=bin.meng@processmission.com \
--cc=conor@kernel.org \
--cc=daniel.barboza@oss.qualcomm.com \
--cc=liwei1518@gmail.com \
--cc=palmer@dabbelt.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-riscv@nongnu.org \
--cc=sebastian.huber@embedded-brains.de \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox