From: Geert Uytterhoeven <geert+renesas@glider.be>
To: arm-soc <arm@kernel.org>, soc <soc@kernel.org>
Cc: Magnus Damm <magnus.damm@gmail.com>,
linux-arm-kernel@lists.infradead.org,
linux-renesas-soc@vger.kernel.org,
Geert Uytterhoeven <geert+renesas@glider.be>
Subject: [GIT PULL 2/7] Renesas ARM DT updates for v6.2 (take two)
Date: Fri, 18 Nov 2022 17:44:59 +0100 [thread overview]
Message-ID: <cover.1668788921.git.geert+renesas@glider.be> (raw)
In-Reply-To: <cover.1668788918.git.geert+renesas@glider.be>
The following changes since commit b9a0be2054964026aa58966ce9724b672f210835:
arm64: dts: renesas: r9a07g043: Split out RZ/G2UL SoC specific parts (2022-10-28 14:23:00 +0200)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel.git tags/renesas-arm-dt-for-v6.2-tag2
for you to fetch changes up to 884af88b756ccb57ed7cb6241c1fbd1080732124:
arm64: dts: renesas: spider-ethernet: Enable Ethernet Switch and SERDES (2022-11-18 17:08:01 +0100)
----------------------------------------------------------------
Renesas ARM DT updates for v6.2 (take two)
- Timer (TMU and CMT) and quad Cortex-A76 CPU topology support for
the R-Car V4H SoC,
- Watchdog, L2 cache, and system controller support for the RZ/V2M
SoC on the RZ/V2M Evaluation Kit 2.0,
- Ethernet Switch and SERDES supports for the R-Car S4-8 SoC and the
Spider development board,
- Miscellaneous fixes and improvements.
----------------------------------------------------------------
Biju Das (2):
arm64: dts: renesas: r9a09g011: Add L2 Cache node
arm64: dts: renesas: r9a09g011: Add system controller node
Fabrizio Castro (4):
arm64: dts: renesas: r9a09g011: Fix unit address format error
arm64: dts: renesas: r9a09g011: Fix I2C SoC specific strings
arm64: dts: renesas: r9a09g011: Add watchdog node
arm64: dts: renesas: rzv2mevk2: Enable watchdog
Geert Uytterhoeven (5):
arm64: dts: renesas: r8a779g0: Add L3 cache controller
arm64: dts: renesas: r8a779g0: Add secondary CA76 CPU cores
arm64: dts: renesas: r8a779g0: Add CPUIdle support
arm64: dts: renesas: r8a779g0: Add CPU core clocks
arm64: dts: renesas: r8a779g0: Add CA76 operating points
Lad Prabhakar (1):
arm64: dts: renesas: rzg2l: Drop #address-cells from pinctrl nodes
Pierre Gondois (1):
arm64: dts: renesas: rzg2l: Add missing cache-level properties
Thanh Quan (1):
arm64: dts: renesas: r8a779g0: Add CMT node
Wolfram Sang (5):
arm64: dts: renesas: r8a779f0: Fix HSCIF "brg_int" clock
arm64: dts: renesas: r8a779f0: Fix SCIF "brg_int" clock
arm64: dts: renesas: r8a779g0: Add TMU nodes
arm64: dts: renesas: white-hawk-cpu: Sort RWDT entry correctly
arm64: dts: renesas: spider-cpu: Switch from SCIF3 to HSCIF0
Yoshihiro Shimoda (2):
arm64: dts: renesas: r8a779f0: Add Ethernet Switch and SERDES nodes
arm64: dts: renesas: spider-ethernet: Enable Ethernet Switch and SERDES
.../boot/dts/renesas/r8a779f0-spider-cpu.dtsi | 30 +--
.../boot/dts/renesas/r8a779f0-spider-ethernet.dtsi | 90 +++++++
arch/arm64/boot/dts/renesas/r8a779f0.dtsi | 126 +++++++++-
.../boot/dts/renesas/r8a779g0-white-hawk-cpu.dtsi | 8 +-
arch/arm64/boot/dts/renesas/r8a779g0.dtsi | 265 ++++++++++++++++++++-
arch/arm64/boot/dts/renesas/r9a07g043u.dtsi | 1 +
arch/arm64/boot/dts/renesas/r9a07g044.dtsi | 2 +-
arch/arm64/boot/dts/renesas/r9a07g054.dtsi | 2 +-
arch/arm64/boot/dts/renesas/r9a09g011-v2mevk2.dts | 4 +
arch/arm64/boot/dts/renesas/r9a09g011.dtsi | 31 ++-
10 files changed, 522 insertions(+), 37 deletions(-)
next prev parent reply other threads:[~2022-11-18 16:45 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-11-18 16:44 [GIT PULL 0/7] Renesas SoC updates for v6.2 (take two) Geert Uytterhoeven
2022-11-18 16:44 ` [GIT PULL 1/7] Renesas ARM defconfig updates for v6.2 Geert Uytterhoeven
2022-11-18 16:44 ` Geert Uytterhoeven [this message]
2022-11-18 16:45 ` [GIT PULL 3/7] Renesas driver updates for v6.2 (take two) Geert Uytterhoeven
2022-11-18 16:45 ` [GIT PULL 4/7] Renesas DT binding " Geert Uytterhoeven
2022-11-18 16:45 ` [GIT PULL 5/7] Renesas RISC-V defconfig updates for v6.2 Geert Uytterhoeven
2022-11-18 16:45 ` [GIT PULL 6/7] Renesas RISC-V DT " Geert Uytterhoeven
2022-11-18 16:45 ` [GIT PULL 7/7] Renesas RISC-V SoC " Geert Uytterhoeven
2022-11-21 14:52 ` [GIT PULL 0/7] Renesas SoC updates for v6.2 (take two) patchwork-bot+linux-soc
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=cover.1668788921.git.geert+renesas@glider.be \
--to=geert+renesas@glider.be \
--cc=arm@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=magnus.damm@gmail.com \
--cc=soc@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox