public inbox for u-boot@lists.denx.de
 help / color / mirror / Atom feed
From: Yu Chien Peter Lin <peterlin@andestech.com>
To: <u-boot@lists.denx.de>
Cc: <ycliang@andestech.com>, <rick@andestech.com>,
	<prabhakar.csengg@gmail.com>,
	Yu Chien Peter Lin <peterlin@andestech.com>
Subject: [PATCH v2 00/10] cache operation cleanups for Andes AE350 platform
Date: Mon, 6 Feb 2023 16:10:43 +0800	[thread overview]
Message-ID: <20230206081053.1716-1-peterlin@andestech.com> (raw)

This patchset is intended to enable L2-cache in U-boot SPL, along with
cache operations cleanup for AE350 platforms.

Changes v1 -> v2:
- Drop plicsw related patch
- Include RB tags from Rick and Leo

The patchset is based on commit:
a209c3e6b48cf042d0220245a2d1636f74389c17

Leo Yu-Chi Liang (1):
  riscv: Remove redundant Kconfig "RISCV_NDS_CACHE"

Yu Chien Peter Lin (9):
  board: AndesTech: ax25-ae350.c: Enable v5l2-cache in spl_board_init()
  driver: cache: cache-v5l2: Update memory-mapped scheme to support Gen2
    platform
  riscv: cpu: ax25: Simplify cache enabling logic in harts_early_init()
  riscv: ae350: dts: Update L2 cache compatible string
  riscv: ax25: cache.c: Cleanups to L1/L2 cache function used in SPL
  configs: ae350: Enable v5l2 cache for AE350 platforms in SPL
  configs: ae350: Increase maximum retry count for AE350 platforms
  configs: ae350: Display CPU and board info for AE350 platforms
  driver: cache-v5l2: Fix type casting warning on RV32

 arch/riscv/cpu/ax25/Kconfig             |  11 +--
 arch/riscv/cpu/ax25/cache.c             | 118 ++++++++----------------
 arch/riscv/cpu/ax25/cpu.c               |  49 +++-------
 arch/riscv/dts/ae350_32.dts             |   2 +-
 arch/riscv/dts/ae350_64.dts             |   2 +-
 arch/riscv/include/asm/arch-andes/csr.h |  29 ++++++
 board/AndesTech/ax25-ae350/ax25-ae350.c |  17 ++--
 configs/ae350_rv32_defconfig            |   3 +
 configs/ae350_rv32_spl_defconfig        |   5 +
 configs/ae350_rv32_spl_xip_defconfig    |   5 +
 configs/ae350_rv32_xip_defconfig        |   3 +
 configs/ae350_rv64_defconfig            |   3 +
 configs/ae350_rv64_spl_defconfig        |   5 +
 configs/ae350_rv64_spl_xip_defconfig    |   5 +
 configs/ae350_rv64_xip_defconfig        |   3 +
 drivers/cache/Kconfig                   |   1 -
 drivers/cache/cache-v5l2.c              |  36 ++++++--
 17 files changed, 149 insertions(+), 148 deletions(-)
 create mode 100644 arch/riscv/include/asm/arch-andes/csr.h

-- 
2.34.1


             reply	other threads:[~2023-02-06  8:11 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-02-06  8:10 Yu Chien Peter Lin [this message]
2023-02-06  8:10 ` [PATCH v2 01/10] riscv: Remove redundant Kconfig "RISCV_NDS_CACHE" Yu Chien Peter Lin
2023-02-06  8:10 ` [PATCH v2 02/10] board: AndesTech: ax25-ae350.c: Enable v5l2-cache in spl_board_init() Yu Chien Peter Lin
2023-02-06  8:10 ` [PATCH v2 03/10] driver: cache: cache-v5l2: Update memory-mapped scheme to support Gen2 platform Yu Chien Peter Lin
     [not found]   ` <PU1PR03MB299780A8F8A9E40700D3AFF1C1D89@PU1PR03MB2997.apcprd03.prod.outlook.com>
2023-02-08  1:37     ` Rick Chen
2023-02-06  8:10 ` [PATCH v2 04/10] riscv: cpu: ax25: Simplify cache enabling logic in harts_early_init() Yu Chien Peter Lin
     [not found]   ` <PU1PR03MB2997F3D15C2AEE4EA0622A9EC1D89@PU1PR03MB2997.apcprd03.prod.outlook.com>
2023-02-08  1:43     ` Rick Chen
2023-02-06  8:10 ` [PATCH v2 05/10] riscv: ae350: dts: Update L2 cache compatible string Yu Chien Peter Lin
     [not found]   ` <PU1PR03MB29979A932AB9E25300FA0B3DC1D89@PU1PR03MB2997.apcprd03.prod.outlook.com>
2023-02-08  1:50     ` Rick Chen
2023-02-06  8:10 ` [PATCH v2 06/10] riscv: ax25: cache.c: Cleanups to L1/L2 cache function used in SPL Yu Chien Peter Lin
     [not found]   ` <PU1PR03MB29979831919688FE773ECD5DC1D89@PU1PR03MB2997.apcprd03.prod.outlook.com>
2023-02-08  1:55     ` Rick Chen
2023-02-06  8:10 ` [PATCH v2 07/10] configs: ae350: Enable v5l2 cache for AE350 platforms " Yu Chien Peter Lin
     [not found]   ` <PU1PR03MB29970FA2B9B1C5190208AB58C1D89@PU1PR03MB2997.apcprd03.prod.outlook.com>
2023-02-08  2:02     ` Rick Chen
2023-02-06  8:10 ` [PATCH v2 08/10] configs: ae350: Increase maximum retry count for AE350 platforms Yu Chien Peter Lin
2023-02-06  8:10 ` [PATCH v2 09/10] configs: ae350: Display CPU and board info " Yu Chien Peter Lin
     [not found]   ` <PU1PR03MB2997124FC7A3EC9330D26D12C1D89@PU1PR03MB2997.apcprd03.prod.outlook.com>
2023-02-08  2:20     ` Rick Chen
2023-02-06  8:10 ` [PATCH v2 10/10] driver: cache-v5l2: Fix type casting warning on RV32 Yu Chien Peter Lin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20230206081053.1716-1-peterlin@andestech.com \
    --to=peterlin@andestech.com \
    --cc=prabhakar.csengg@gmail.com \
    --cc=rick@andestech.com \
    --cc=u-boot@lists.denx.de \
    --cc=ycliang@andestech.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox