* [LARTC] using cpu cycle counter on smp
@ 2006-11-28 23:16 Marek Kierdelewicz
0 siblings, 0 replies; only message in thread
From: Marek Kierdelewicz @ 2006-11-28 23:16 UTC (permalink / raw)
To: lartc
Hi there,
I was wondering if it's possible to use PSCHED_CPU (cpu cycle counter
as clock source for QoS). Normally kernel menuconfig forbids it due
to lack of synchronization of counters on different cpu, but:
http://uwsg.iu.edu/hypermail/linux/kernel/9902.0/0053.html
and quoting interesting part...
-------------
checking TSC synchronization across CPUs:
BIOS BUG: CPU#0 improperly initialized, has -25 usecs TSC skew! FIXED.
BIOS BUG: CPU#1 improperly initialized, has 25 usecs TSC skew! FIXED.
-------------
... we can see TSC is synchronized during boot process. So, is it or is
it not possible/prudent to use PSCHED_CPU on x86/x86_64, where TSCs
are used?
pozdrawiam,
Marek Kierdelewicz
_______________________________________________
LARTC mailing list
LARTC@mailman.ds9a.nl
http://mailman.ds9a.nl/cgi-bin/mailman/listinfo/lartc
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2006-11-28 23:16 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2006-11-28 23:16 [LARTC] using cpu cycle counter on smp Marek Kierdelewicz
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.