From: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
To: Sinan Kaya <okaya@codeaurora.org>
Cc: linux-pci@vger.kernel.org, timur@codeaurora.org,
linux-arm-msm@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
Jonathan Corbet <corbet@lwn.net>,
Bjorn Helgaas <bhelgaas@google.com>,
Thomas Gleixner <tglx@linutronix.de>,
Ingo Molnar <mingo@kernel.org>,
Christoffer Dall <cdall@linaro.org>,
"Paul E. McKenney" <paulmck@linux.vnet.ibm.com>,
Marc Zyngier <marc.zyngier@arm.com>,
Kai-Heng Feng <kai.heng.feng@canonical.com>,
Thymo van Beers <thymovanbeers@gmail.com>,
Frederic Weisbecker <frederic@kernel.org>,
Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>,
David Rientjes <rientjes@google.com>,
"Rafael J. Wysocki" <rafael.j.wysocki@intel.com>,
Keith Busch <keith.busch@intel.com>,
Dongdong Liu <liudongdong3@huawei.com>,
Frederick Lawler <fred@fre>
Subject: Re: [PATCH] PCI: Add pci=safemode option
Date: Wed, 30 May 2018 06:31:03 +0200 [thread overview]
Message-ID: <20180530043103.GA19734@kroah.com> (raw)
In-Reply-To: <1527650389-31575-1-git-send-email-okaya@codeaurora.org>
On Tue, May 29, 2018 at 11:19:41PM -0400, Sinan Kaya wrote:
> Adding pci=safemode kernel command line parameter to turn off all PCI
> Express service driver as well as all optional PCIe features such as LTR,
> Extended tags, Relaxed Ordering etc.
>
> Also setting MPS configuration to PCIE_BUS_SAFE so that MPS and MRRS can be
> reconfigured with by the kernel in case BIOS hands off a broken
> configuration.
Why not fix the BIOS? That's what sane platforms do :)
>
> Signed-off-by: Sinan Kaya <okaya@codeaurora.org>
> ---
> Documentation/admin-guide/kernel-parameters.txt | 2 ++
> drivers/pci/pci.c | 7 +++++++
> drivers/pci/pci.h | 2 ++
> drivers/pci/pcie/portdrv_core.c | 2 +-
> drivers/pci/probe.c | 6 ++++++
> 5 files changed, 18 insertions(+), 1 deletion(-)
>
> diff --git a/Documentation/admin-guide/kernel-parameters.txt b/Documentation/admin-guide/kernel-parameters.txt
> index 641ec9c..247adbb 100644
> --- a/Documentation/admin-guide/kernel-parameters.txt
> +++ b/Documentation/admin-guide/kernel-parameters.txt
> @@ -3153,6 +3153,8 @@
> noari do not use PCIe ARI.
> noats [PCIE, Intel-IOMMU, AMD-IOMMU]
> do not use PCIe ATS (and IOMMU device IOTLB).
> + safemode turns of all optinal PCI features. Useful
> + for bringup/troubleshooting.
s/optinal/optional/ ?
And you should explain what exactly in PCI is "optional". Who defines
this and where is that list and what can go wrong if those options are
not enabled?
In looking at your patch, I can't determine that at all, so there's no
way that someone just looking at this sentence will be able to
understand.
thanks,
greg k-h
WARNING: multiple messages have this Message-ID (diff)
From: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
To: Sinan Kaya <okaya@codeaurora.org>
Cc: linux-pci@vger.kernel.org, timur@codeaurora.org,
linux-arm-msm@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
Jonathan Corbet <corbet@lwn.net>,
Bjorn Helgaas <bhelgaas@google.com>,
Thomas Gleixner <tglx@linutronix.de>,
Ingo Molnar <mingo@kernel.org>,
Christoffer Dall <cdall@linaro.org>,
"Paul E. McKenney" <paulmck@linux.vnet.ibm.com>,
Marc Zyngier <marc.zyngier@arm.com>,
Kai-Heng Feng <kai.heng.feng@canonical.com>,
Thymo van Beers <thymovanbeers@gmail.com>,
Frederic Weisbecker <frederic@kernel.org>,
Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>,
David Rientjes <rientjes@google.com>,
"Rafael J. Wysocki" <rafael.j.wysocki@intel.com>,
Keith Busch <keith.busch@intel.com>,
Dongdong Liu <liudongdong3@huawei.com>,
Frederick Lawler <fred@fredlawl.com>,
Oza Pawandeep <poza@codeaurora.org>,
Gabriele Paoloni <gabriele.paoloni@huawei.com>,
"open list:DOCUMENTATION" <linux-doc@vger.kernel.org>,
open list <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH] PCI: Add pci=safemode option
Date: Wed, 30 May 2018 06:31:03 +0200 [thread overview]
Message-ID: <20180530043103.GA19734@kroah.com> (raw)
In-Reply-To: <1527650389-31575-1-git-send-email-okaya@codeaurora.org>
On Tue, May 29, 2018 at 11:19:41PM -0400, Sinan Kaya wrote:
> Adding pci=safemode kernel command line parameter to turn off all PCI
> Express service driver as well as all optional PCIe features such as LTR,
> Extended tags, Relaxed Ordering etc.
>
> Also setting MPS configuration to PCIE_BUS_SAFE so that MPS and MRRS can be
> reconfigured with by the kernel in case BIOS hands off a broken
> configuration.
Why not fix the BIOS? That's what sane platforms do :)
>
> Signed-off-by: Sinan Kaya <okaya@codeaurora.org>
> ---
> Documentation/admin-guide/kernel-parameters.txt | 2 ++
> drivers/pci/pci.c | 7 +++++++
> drivers/pci/pci.h | 2 ++
> drivers/pci/pcie/portdrv_core.c | 2 +-
> drivers/pci/probe.c | 6 ++++++
> 5 files changed, 18 insertions(+), 1 deletion(-)
>
> diff --git a/Documentation/admin-guide/kernel-parameters.txt b/Documentation/admin-guide/kernel-parameters.txt
> index 641ec9c..247adbb 100644
> --- a/Documentation/admin-guide/kernel-parameters.txt
> +++ b/Documentation/admin-guide/kernel-parameters.txt
> @@ -3153,6 +3153,8 @@
> noari do not use PCIe ARI.
> noats [PCIE, Intel-IOMMU, AMD-IOMMU]
> do not use PCIe ATS (and IOMMU device IOTLB).
> + safemode turns of all optinal PCI features. Useful
> + for bringup/troubleshooting.
s/optinal/optional/ ?
And you should explain what exactly in PCI is "optional". Who defines
this and where is that list and what can go wrong if those options are
not enabled?
In looking at your patch, I can't determine that at all, so there's no
way that someone just looking at this sentence will be able to
understand.
thanks,
greg k-h
--
To unsubscribe from this list: send the line "unsubscribe linux-doc" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
WARNING: multiple messages have this Message-ID (diff)
From: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
To: Sinan Kaya <okaya@codeaurora.org>
Cc: Gabriele Paoloni <gabriele.paoloni@huawei.com>,
"open list:DOCUMENTATION" <linux-doc@vger.kernel.org>,
linux-pci@vger.kernel.org, Keith Busch <keith.busch@intel.com>,
Kai-Heng Feng <kai.heng.feng@canonical.com>,
Ingo Molnar <mingo@kernel.org>,
Christoffer Dall <cdall@linaro.org>,
Jonathan Corbet <corbet@lwn.net>,
timur@codeaurora.org,
"Rafael J. Wysocki" <rafael.j.wysocki@intel.com>,
Dongdong Liu <liudongdong3@huawei.com>,
David Rientjes <rientjes@google.com>,
Thymo van Beers <thymovanbeers@gmail.com>,
"Paul E. McKenney" <paulmck@linux.vnet.ibm.com>,
Frederick Lawler <fred@fredlawl.com>,
Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>,
Marc Zyngier <marc.zyngier@arm.com>,
linux-arm-msm@vger.kernel.org,
Frederic Weisbecker <frederic@kernel.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Thomas Gleixner <tglx@linutronix.de>,
linux-arm-kernel@lists.infradead.org,
Oza Pawandeep <poza@codeaurora.org>,
open list <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH] PCI: Add pci=safemode option
Date: Wed, 30 May 2018 06:31:03 +0200 [thread overview]
Message-ID: <20180530043103.GA19734@kroah.com> (raw)
In-Reply-To: <1527650389-31575-1-git-send-email-okaya@codeaurora.org>
On Tue, May 29, 2018 at 11:19:41PM -0400, Sinan Kaya wrote:
> Adding pci=safemode kernel command line parameter to turn off all PCI
> Express service driver as well as all optional PCIe features such as LTR,
> Extended tags, Relaxed Ordering etc.
>
> Also setting MPS configuration to PCIE_BUS_SAFE so that MPS and MRRS can be
> reconfigured with by the kernel in case BIOS hands off a broken
> configuration.
Why not fix the BIOS? That's what sane platforms do :)
>
> Signed-off-by: Sinan Kaya <okaya@codeaurora.org>
> ---
> Documentation/admin-guide/kernel-parameters.txt | 2 ++
> drivers/pci/pci.c | 7 +++++++
> drivers/pci/pci.h | 2 ++
> drivers/pci/pcie/portdrv_core.c | 2 +-
> drivers/pci/probe.c | 6 ++++++
> 5 files changed, 18 insertions(+), 1 deletion(-)
>
> diff --git a/Documentation/admin-guide/kernel-parameters.txt b/Documentation/admin-guide/kernel-parameters.txt
> index 641ec9c..247adbb 100644
> --- a/Documentation/admin-guide/kernel-parameters.txt
> +++ b/Documentation/admin-guide/kernel-parameters.txt
> @@ -3153,6 +3153,8 @@
> noari do not use PCIe ARI.
> noats [PCIE, Intel-IOMMU, AMD-IOMMU]
> do not use PCIe ATS (and IOMMU device IOTLB).
> + safemode turns of all optinal PCI features. Useful
> + for bringup/troubleshooting.
s/optinal/optional/ ?
And you should explain what exactly in PCI is "optional". Who defines
this and where is that list and what can go wrong if those options are
not enabled?
In looking at your patch, I can't determine that at all, so there's no
way that someone just looking at this sentence will be able to
understand.
thanks,
greg k-h
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: gregkh@linuxfoundation.org (Greg Kroah-Hartman)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH] PCI: Add pci=safemode option
Date: Wed, 30 May 2018 06:31:03 +0200 [thread overview]
Message-ID: <20180530043103.GA19734@kroah.com> (raw)
In-Reply-To: <1527650389-31575-1-git-send-email-okaya@codeaurora.org>
On Tue, May 29, 2018 at 11:19:41PM -0400, Sinan Kaya wrote:
> Adding pci=safemode kernel command line parameter to turn off all PCI
> Express service driver as well as all optional PCIe features such as LTR,
> Extended tags, Relaxed Ordering etc.
>
> Also setting MPS configuration to PCIE_BUS_SAFE so that MPS and MRRS can be
> reconfigured with by the kernel in case BIOS hands off a broken
> configuration.
Why not fix the BIOS? That's what sane platforms do :)
>
> Signed-off-by: Sinan Kaya <okaya@codeaurora.org>
> ---
> Documentation/admin-guide/kernel-parameters.txt | 2 ++
> drivers/pci/pci.c | 7 +++++++
> drivers/pci/pci.h | 2 ++
> drivers/pci/pcie/portdrv_core.c | 2 +-
> drivers/pci/probe.c | 6 ++++++
> 5 files changed, 18 insertions(+), 1 deletion(-)
>
> diff --git a/Documentation/admin-guide/kernel-parameters.txt b/Documentation/admin-guide/kernel-parameters.txt
> index 641ec9c..247adbb 100644
> --- a/Documentation/admin-guide/kernel-parameters.txt
> +++ b/Documentation/admin-guide/kernel-parameters.txt
> @@ -3153,6 +3153,8 @@
> noari do not use PCIe ARI.
> noats [PCIE, Intel-IOMMU, AMD-IOMMU]
> do not use PCIe ATS (and IOMMU device IOTLB).
> + safemode turns of all optinal PCI features. Useful
> + for bringup/troubleshooting.
s/optinal/optional/ ?
And you should explain what exactly in PCI is "optional". Who defines
this and where is that list and what can go wrong if those options are
not enabled?
In looking at your patch, I can't determine that at all, so there's no
way that someone just looking at this sentence will be able to
understand.
thanks,
greg k-h
WARNING: multiple messages have this Message-ID (diff)
From: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
To: Sinan Kaya <okaya@codeaurora.org>
Cc: linux-pci@vger.kernel.org, timur@codeaurora.org,
linux-arm-msm@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
Jonathan Corbet <corbet@lwn.net>,
Bjorn Helgaas <bhelgaas@google.com>,
Thomas Gleixner <tglx@linutronix.de>,
Ingo Molnar <mingo@kernel.org>,
Christoffer Dall <cdall@linaro.org>,
"Paul E. McKenney" <paulmck@linux.vnet.ibm.com>,
Marc Zyngier <marc.zyngier@arm.com>,
Kai-Heng Feng <kai.heng.feng@canonical.com>,
Thymo van Beers <thymovanbeers@gmail.com>,
Frederic Weisbecker <frederic@kernel.org>,
Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>,
David Rientjes <rientjes@google.com>,
"Rafael J. Wysocki" <rafael.j.wysocki@intel.com>,
Keith Busch <keith.busch@intel.com>,
Dongdong Liu <liudongdong3@huawei.com>,
Frederick Lawler <fred@fredlawl.com>,
Oza Pawandeep <poza@codeaurora.org>,
Gabriele Paoloni <gabriele.paoloni@huawei.com>,
"open list:DOCUMENTATION" <linux-doc@vger.kernel.org>,
open list <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH] PCI: Add pci=safemode option
Date: Wed, 30 May 2018 06:31:03 +0200 [thread overview]
Message-ID: <20180530043103.GA19734@kroah.com> (raw)
In-Reply-To: <1527650389-31575-1-git-send-email-okaya@codeaurora.org>
On Tue, May 29, 2018 at 11:19:41PM -0400, Sinan Kaya wrote:
> Adding pci=safemode kernel command line parameter to turn off all PCI
> Express service driver as well as all optional PCIe features such as LTR,
> Extended tags, Relaxed Ordering etc.
>
> Also setting MPS configuration to PCIE_BUS_SAFE so that MPS and MRRS can be
> reconfigured with by the kernel in case BIOS hands off a broken
> configuration.
Why not fix the BIOS? That's what sane platforms do :)
>
> Signed-off-by: Sinan Kaya <okaya@codeaurora.org>
> ---
> Documentation/admin-guide/kernel-parameters.txt | 2 ++
> drivers/pci/pci.c | 7 +++++++
> drivers/pci/pci.h | 2 ++
> drivers/pci/pcie/portdrv_core.c | 2 +-
> drivers/pci/probe.c | 6 ++++++
> 5 files changed, 18 insertions(+), 1 deletion(-)
>
> diff --git a/Documentation/admin-guide/kernel-parameters.txt b/Documentation/admin-guide/kernel-parameters.txt
> index 641ec9c..247adbb 100644
> --- a/Documentation/admin-guide/kernel-parameters.txt
> +++ b/Documentation/admin-guide/kernel-parameters.txt
> @@ -3153,6 +3153,8 @@
> noari do not use PCIe ARI.
> noats [PCIE, Intel-IOMMU, AMD-IOMMU]
> do not use PCIe ATS (and IOMMU device IOTLB).
> + safemode turns of all optinal PCI features. Useful
> + for bringup/troubleshooting.
s/optinal/optional/ ?
And you should explain what exactly in PCI is "optional". Who defines
this and where is that list and what can go wrong if those options are
not enabled?
In looking at your patch, I can't determine that at all, so there's no
way that someone just looking at this sentence will be able to
understand.
thanks,
greg k-h
next prev parent reply other threads:[~2018-05-30 4:31 UTC|newest]
Thread overview: 63+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-05-30 3:19 [PATCH] PCI: Add pci=safemode option Sinan Kaya
2018-05-30 3:19 ` Sinan Kaya
2018-05-30 3:19 ` Sinan Kaya
2018-05-30 3:19 ` Sinan Kaya
2018-05-30 3:19 ` Sinan Kaya
2018-05-30 4:31 ` Greg Kroah-Hartman [this message]
2018-05-30 4:31 ` Greg Kroah-Hartman
2018-05-30 4:31 ` Greg Kroah-Hartman
2018-05-30 4:31 ` Greg Kroah-Hartman
2018-05-30 4:31 ` Greg Kroah-Hartman
2018-05-30 4:41 ` Sinan Kaya
2018-05-30 4:41 ` Sinan Kaya
2018-05-30 4:41 ` Sinan Kaya
2018-05-30 4:41 ` Sinan Kaya
2018-05-30 4:41 ` Sinan Kaya
2018-05-30 4:55 ` Greg Kroah-Hartman
2018-05-30 4:55 ` Greg Kroah-Hartman
2018-05-30 4:55 ` Greg Kroah-Hartman
2018-05-30 4:55 ` Greg Kroah-Hartman
2018-05-30 4:55 ` Greg Kroah-Hartman
2018-05-30 7:37 ` Christoph Hellwig
2018-05-30 7:37 ` Christoph Hellwig
2018-05-30 7:37 ` Christoph Hellwig
2018-05-30 7:37 ` Christoph Hellwig
2018-05-30 7:37 ` Christoph Hellwig
2018-05-30 7:44 ` okaya
2018-05-30 7:44 ` okaya
2018-05-30 7:44 ` okaya at codeaurora.org
2018-05-30 7:44 ` okaya
2018-05-30 7:44 ` okaya
2018-05-30 7:48 ` Greg Kroah-Hartman
2018-05-30 7:48 ` Greg Kroah-Hartman
2018-05-30 7:48 ` Greg Kroah-Hartman
2018-05-30 7:48 ` Greg Kroah-Hartman
2018-05-30 7:48 ` Greg Kroah-Hartman
2018-05-30 7:56 ` okaya
2018-05-30 7:56 ` okaya
2018-05-30 7:56 ` okaya at codeaurora.org
2018-05-30 7:56 ` okaya
2018-05-30 7:56 ` okaya
2018-05-30 8:22 ` okaya
2018-05-30 8:22 ` okaya
2018-05-30 8:22 ` okaya at codeaurora.org
2018-05-30 8:22 ` okaya
2018-05-30 8:22 ` okaya
2018-05-30 14:56 ` Bjorn Helgaas
2018-05-30 14:56 ` Bjorn Helgaas
2018-05-30 14:56 ` Bjorn Helgaas
2018-05-30 14:56 ` Bjorn Helgaas
2018-05-30 14:56 ` Bjorn Helgaas
2018-05-30 15:28 ` Sinan Kaya
2018-05-30 15:28 ` Sinan Kaya
2018-05-30 15:28 ` Sinan Kaya
2018-05-30 15:28 ` Sinan Kaya
2018-06-02 17:43 ` Pavel Machek
2018-06-02 17:43 ` Pavel Machek
2018-06-02 17:43 ` Pavel Machek
2018-06-02 17:43 ` Pavel Machek
2018-06-02 17:57 ` okaya
2018-06-02 17:57 ` okaya
2018-06-02 17:57 ` okaya at codeaurora.org
2018-06-02 17:57 ` okaya
2018-06-02 17:57 ` okaya
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180530043103.GA19734@kroah.com \
--to=gregkh@linuxfoundation.org \
--cc=bhelgaas@google.com \
--cc=cdall@linaro.org \
--cc=corbet@lwn.net \
--cc=fred@fre \
--cc=frederic@kernel.org \
--cc=kai.heng.feng@canonical.com \
--cc=keith.busch@intel.com \
--cc=konrad.wilk@oracle.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=liudongdong3@huawei.com \
--cc=marc.zyngier@arm.com \
--cc=mingo@kernel.org \
--cc=okaya@codeaurora.org \
--cc=paulmck@linux.vnet.ibm.com \
--cc=rafael.j.wysocki@intel.com \
--cc=rientjes@google.com \
--cc=tglx@linutronix.de \
--cc=thymovanbeers@gmail.com \
--cc=timur@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.