From: Alexandre Belloni <alexandre.belloni@bootlin.com>
To: Steen Hegelund <steen.hegelund@microchip.com>
Cc: Andrew Lunn <andrew@lunn.ch>,
devicetree@vger.kernel.org,
Gregory Clement <gregory.clement@bootlin.com>,
linux-kernel@vger.kernel.org,
Microchip Linux Driver Support <UNGLinuxDriver@microchip.com>,
Rob Herring <robh+dt@kernel.org>,
Philipp Zabel <p.zabel@pengutronix.de>,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v3 1/3] dt-bindings: reset: microchip sparx5 reset driver bindings
Date: Tue, 19 Jan 2021 21:35:00 +0100 [thread overview]
Message-ID: <20210119203500.GO3666@piout.net> (raw)
In-Reply-To: <20210114162432.3039657-2-steen.hegelund@microchip.com>
Hi,
Every patches need a commit message, even if in this case it will be
very small.
On 14/01/2021 17:24:30+0100, Steen Hegelund wrote:
> Signed-off-by: Steen Hegelund <steen.hegelund@microchip.com>
> ---
> .../bindings/reset/microchip,rst.yaml | 59 +++++++++++++++++++
> 1 file changed, 59 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml
>
> diff --git a/Documentation/devicetree/bindings/reset/microchip,rst.yaml b/Documentation/devicetree/bindings/reset/microchip,rst.yaml
> new file mode 100644
> index 000000000000..af01016e246f
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/reset/microchip,rst.yaml
> @@ -0,0 +1,59 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: "http://devicetree.org/schemas/reset/microchip,rst.yaml#"
> +$schema: "http://devicetree.org/meta-schemas/core.yaml#"
> +
> +title: Microchip Sparx5 Switch Reset Controller
> +
> +maintainers:
> + - Steen Hegelund <steen.hegelund@microchip.com>
> + - Lars Povlsen <lars.povlsen@microchip.com>
> +
> +description: |
> + The Microchip Sparx5 Switch provides reset control and implements the following
> + functions
> + - One Time Switch Core Reset (Soft Reset)
> +
> +properties:
> + $nodename:
> + pattern: "^reset-controller@[0-9a-f]+$"
> +
> + compatible:
> + const: microchip,sparx5-switch-reset
> +
> + reg:
> + maxItems: 1
> +
> + "#reset-cells":
> + const: 1
> +
> + cpu-syscon:
> + $ref: "/schemas/types.yaml#/definitions/phandle"
> + description: syscon used to access CPU reset
> + maxItems: 1
> +
> + gcb-syscon:
> + $ref: "/schemas/types.yaml#/definitions/phandle"
> + description: syscon used to access Global Control Block
> + maxItems: 1
> +
> +required:
> + - compatible
> + - reg
> + - "#reset-cells"
> + - cpu-syscon
> + - gcb-syscon
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + reset: reset-controller@0 {
> + compatible = "microchip,sparx5-switch-reset";
> + reg = <0x0 0x0>;
> + #reset-cells = <1>;
> + cpu-syscon = <&cpu_ctrl>;
> + gcb-syscon = <&gcb_ctrl>;
> + };
> +
> --
> 2.29.2
>
--
Alexandre Belloni, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
WARNING: multiple messages have this Message-ID (diff)
From: Alexandre Belloni <alexandre.belloni@bootlin.com>
To: Steen Hegelund <steen.hegelund@microchip.com>
Cc: Philipp Zabel <p.zabel@pengutronix.de>,
Rob Herring <robh+dt@kernel.org>, Andrew Lunn <andrew@lunn.ch>,
Microchip Linux Driver Support <UNGLinuxDriver@microchip.com>,
Gregory Clement <gregory.clement@bootlin.com>,
linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org
Subject: Re: [PATCH v3 1/3] dt-bindings: reset: microchip sparx5 reset driver bindings
Date: Tue, 19 Jan 2021 21:35:00 +0100 [thread overview]
Message-ID: <20210119203500.GO3666@piout.net> (raw)
In-Reply-To: <20210114162432.3039657-2-steen.hegelund@microchip.com>
Hi,
Every patches need a commit message, even if in this case it will be
very small.
On 14/01/2021 17:24:30+0100, Steen Hegelund wrote:
> Signed-off-by: Steen Hegelund <steen.hegelund@microchip.com>
> ---
> .../bindings/reset/microchip,rst.yaml | 59 +++++++++++++++++++
> 1 file changed, 59 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/reset/microchip,rst.yaml
>
> diff --git a/Documentation/devicetree/bindings/reset/microchip,rst.yaml b/Documentation/devicetree/bindings/reset/microchip,rst.yaml
> new file mode 100644
> index 000000000000..af01016e246f
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/reset/microchip,rst.yaml
> @@ -0,0 +1,59 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: "http://devicetree.org/schemas/reset/microchip,rst.yaml#"
> +$schema: "http://devicetree.org/meta-schemas/core.yaml#"
> +
> +title: Microchip Sparx5 Switch Reset Controller
> +
> +maintainers:
> + - Steen Hegelund <steen.hegelund@microchip.com>
> + - Lars Povlsen <lars.povlsen@microchip.com>
> +
> +description: |
> + The Microchip Sparx5 Switch provides reset control and implements the following
> + functions
> + - One Time Switch Core Reset (Soft Reset)
> +
> +properties:
> + $nodename:
> + pattern: "^reset-controller@[0-9a-f]+$"
> +
> + compatible:
> + const: microchip,sparx5-switch-reset
> +
> + reg:
> + maxItems: 1
> +
> + "#reset-cells":
> + const: 1
> +
> + cpu-syscon:
> + $ref: "/schemas/types.yaml#/definitions/phandle"
> + description: syscon used to access CPU reset
> + maxItems: 1
> +
> + gcb-syscon:
> + $ref: "/schemas/types.yaml#/definitions/phandle"
> + description: syscon used to access Global Control Block
> + maxItems: 1
> +
> +required:
> + - compatible
> + - reg
> + - "#reset-cells"
> + - cpu-syscon
> + - gcb-syscon
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + reset: reset-controller@0 {
> + compatible = "microchip,sparx5-switch-reset";
> + reg = <0x0 0x0>;
> + #reset-cells = <1>;
> + cpu-syscon = <&cpu_ctrl>;
> + gcb-syscon = <&gcb_ctrl>;
> + };
> +
> --
> 2.29.2
>
--
Alexandre Belloni, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
next prev parent reply other threads:[~2021-01-19 20:36 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-14 16:24 [PATCH v3 0/3] Adding the Sparx5 Switch Reset Driver Steen Hegelund
2021-01-14 16:24 ` Steen Hegelund
2021-01-14 16:24 ` [PATCH v3 1/3] dt-bindings: reset: microchip sparx5 reset driver bindings Steen Hegelund
2021-01-14 16:24 ` Steen Hegelund
2021-01-19 20:35 ` Alexandre Belloni [this message]
2021-01-19 20:35 ` Alexandre Belloni
2021-01-20 7:51 ` Steen.Hegelund
2021-01-20 7:51 ` Steen.Hegelund
2021-01-14 16:24 ` [PATCH v3 2/3] reset: mchp: sparx5: add switch reset driver Steen Hegelund
2021-01-14 16:24 ` Steen Hegelund
2021-01-19 20:37 ` Alexandre Belloni
2021-01-19 20:37 ` Alexandre Belloni
2021-01-19 20:39 ` Alexandre Belloni
2021-01-19 20:39 ` Alexandre Belloni
2021-01-20 7:53 ` Steen Hegelund
2021-01-20 7:53 ` Steen Hegelund
2021-01-14 16:24 ` [PATCH v3 3/3] arm64: dts: reset: add microchip sparx5 " Steen Hegelund
2021-01-14 16:24 ` Steen Hegelund
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210119203500.GO3666@piout.net \
--to=alexandre.belloni@bootlin.com \
--cc=UNGLinuxDriver@microchip.com \
--cc=andrew@lunn.ch \
--cc=devicetree@vger.kernel.org \
--cc=gregory.clement@bootlin.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=p.zabel@pengutronix.de \
--cc=robh+dt@kernel.org \
--cc=steen.hegelund@microchip.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.