From: Jamin Lin via <qemu-arm@nongnu.org>
To: "Cédric Le Goater" <clg@kaod.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Steven Lee" <steven_lee@aspeedtech.com>,
"Troy Lee" <leetroy@gmail.com>,
"Andrew Jeffery" <andrew@codeconstruct.com.au>,
"Joel Stanley" <joel@jms.id.au>,
"open list:All patches CC here" <qemu-devel@nongnu.org>,
"open list:ASPEED BMCs" <qemu-arm@nongnu.org>
Cc: <jamin_lin@aspeedtech.com>, <troy_lee@aspeedtech.com>
Subject: [PATCH v3 04/28] hw/arm/aspeed: Rename IRQ table and machine name for AST2700 A0
Date: Thu, 13 Feb 2025 11:35:07 +0800 [thread overview]
Message-ID: <20250213033531.3367697-5-jamin_lin@aspeedtech.com> (raw)
In-Reply-To: <20250213033531.3367697-1-jamin_lin@aspeedtech.com>
Currently, AST2700 SoC only supports A0. To support AST2700 A1, rename its IRQ
table and machine name.
Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
---
hw/arm/aspeed.c | 8 ++++----
hw/arm/aspeed_ast27x0.c | 8 ++++----
2 files changed, 8 insertions(+), 8 deletions(-)
diff --git a/hw/arm/aspeed.c b/hw/arm/aspeed.c
index d9418e2b9f..6ddfdbdeba 100644
--- a/hw/arm/aspeed.c
+++ b/hw/arm/aspeed.c
@@ -1654,12 +1654,12 @@ static void ast2700_evb_i2c_init(AspeedMachineState *bmc)
TYPE_TMP105, 0x4d);
}
-static void aspeed_machine_ast2700_evb_class_init(ObjectClass *oc, void *data)
+static void aspeed_machine_ast2700a0_evb_class_init(ObjectClass *oc, void *data)
{
MachineClass *mc = MACHINE_CLASS(oc);
AspeedMachineClass *amc = ASPEED_MACHINE_CLASS(oc);
- mc->desc = "Aspeed AST2700 EVB (Cortex-A35)";
+ mc->desc = "Aspeed AST2700 A0 EVB (Cortex-A35)";
amc->soc_name = "ast2700-a0";
amc->hw_strap1 = AST2700_EVB_HW_STRAP1;
amc->hw_strap2 = AST2700_EVB_HW_STRAP2;
@@ -1795,9 +1795,9 @@ static const TypeInfo aspeed_machine_types[] = {
.class_init = aspeed_minibmc_machine_ast1030_evb_class_init,
#ifdef TARGET_AARCH64
}, {
- .name = MACHINE_TYPE_NAME("ast2700-evb"),
+ .name = MACHINE_TYPE_NAME("ast2700a0-evb"),
.parent = TYPE_ASPEED_MACHINE,
- .class_init = aspeed_machine_ast2700_evb_class_init,
+ .class_init = aspeed_machine_ast2700a0_evb_class_init,
#endif
}, {
.name = TYPE_ASPEED_MACHINE,
diff --git a/hw/arm/aspeed_ast27x0.c b/hw/arm/aspeed_ast27x0.c
index 2d0c99f159..6e3375f5d3 100644
--- a/hw/arm/aspeed_ast27x0.c
+++ b/hw/arm/aspeed_ast27x0.c
@@ -72,7 +72,7 @@ static const hwaddr aspeed_soc_ast2700_memmap[] = {
#define AST2700_MAX_IRQ 256
/* Shared Peripheral Interrupt values below are offset by -32 from datasheet */
-static const int aspeed_soc_ast2700_irqmap[] = {
+static const int aspeed_soc_ast2700a0_irqmap[] = {
[ASPEED_DEV_UART0] = 132,
[ASPEED_DEV_UART1] = 132,
[ASPEED_DEV_UART2] = 132,
@@ -740,7 +740,7 @@ static void aspeed_soc_ast2700_realize(DeviceState *dev, Error **errp)
create_unimplemented_device("ast2700.io", 0x0, 0x4000000);
}
-static void aspeed_soc_ast2700_class_init(ObjectClass *oc, void *data)
+static void aspeed_soc_ast2700a0_class_init(ObjectClass *oc, void *data)
{
static const char * const valid_cpu_types[] = {
ARM_CPU_TYPE_NAME("cortex-a35"),
@@ -763,7 +763,7 @@ static void aspeed_soc_ast2700_class_init(ObjectClass *oc, void *data)
sc->uarts_num = 13;
sc->num_cpus = 4;
sc->uarts_base = ASPEED_DEV_UART0;
- sc->irqmap = aspeed_soc_ast2700_irqmap;
+ sc->irqmap = aspeed_soc_ast2700a0_irqmap;
sc->memmap = aspeed_soc_ast2700_memmap;
sc->get_irq = aspeed_soc_ast2700_get_irq;
}
@@ -778,7 +778,7 @@ static const TypeInfo aspeed_soc_ast27x0_types[] = {
.name = "ast2700-a0",
.parent = TYPE_ASPEED27X0_SOC,
.instance_init = aspeed_soc_ast2700_init,
- .class_init = aspeed_soc_ast2700_class_init,
+ .class_init = aspeed_soc_ast2700a0_class_init,
},
};
--
2.34.1
WARNING: multiple messages have this Message-ID (diff)
From: Jamin Lin via <qemu-devel@nongnu.org>
To: "Cédric Le Goater" <clg@kaod.org>,
"Peter Maydell" <peter.maydell@linaro.org>,
"Steven Lee" <steven_lee@aspeedtech.com>,
"Troy Lee" <leetroy@gmail.com>,
"Andrew Jeffery" <andrew@codeconstruct.com.au>,
"Joel Stanley" <joel@jms.id.au>,
"open list:All patches CC here" <qemu-devel@nongnu.org>,
"open list:ASPEED BMCs" <qemu-arm@nongnu.org>
Cc: <jamin_lin@aspeedtech.com>, <troy_lee@aspeedtech.com>
Subject: [PATCH v3 04/28] hw/arm/aspeed: Rename IRQ table and machine name for AST2700 A0
Date: Thu, 13 Feb 2025 11:35:07 +0800 [thread overview]
Message-ID: <20250213033531.3367697-5-jamin_lin@aspeedtech.com> (raw)
In-Reply-To: <20250213033531.3367697-1-jamin_lin@aspeedtech.com>
Currently, AST2700 SoC only supports A0. To support AST2700 A1, rename its IRQ
table and machine name.
Signed-off-by: Jamin Lin <jamin_lin@aspeedtech.com>
---
hw/arm/aspeed.c | 8 ++++----
hw/arm/aspeed_ast27x0.c | 8 ++++----
2 files changed, 8 insertions(+), 8 deletions(-)
diff --git a/hw/arm/aspeed.c b/hw/arm/aspeed.c
index d9418e2b9f..6ddfdbdeba 100644
--- a/hw/arm/aspeed.c
+++ b/hw/arm/aspeed.c
@@ -1654,12 +1654,12 @@ static void ast2700_evb_i2c_init(AspeedMachineState *bmc)
TYPE_TMP105, 0x4d);
}
-static void aspeed_machine_ast2700_evb_class_init(ObjectClass *oc, void *data)
+static void aspeed_machine_ast2700a0_evb_class_init(ObjectClass *oc, void *data)
{
MachineClass *mc = MACHINE_CLASS(oc);
AspeedMachineClass *amc = ASPEED_MACHINE_CLASS(oc);
- mc->desc = "Aspeed AST2700 EVB (Cortex-A35)";
+ mc->desc = "Aspeed AST2700 A0 EVB (Cortex-A35)";
amc->soc_name = "ast2700-a0";
amc->hw_strap1 = AST2700_EVB_HW_STRAP1;
amc->hw_strap2 = AST2700_EVB_HW_STRAP2;
@@ -1795,9 +1795,9 @@ static const TypeInfo aspeed_machine_types[] = {
.class_init = aspeed_minibmc_machine_ast1030_evb_class_init,
#ifdef TARGET_AARCH64
}, {
- .name = MACHINE_TYPE_NAME("ast2700-evb"),
+ .name = MACHINE_TYPE_NAME("ast2700a0-evb"),
.parent = TYPE_ASPEED_MACHINE,
- .class_init = aspeed_machine_ast2700_evb_class_init,
+ .class_init = aspeed_machine_ast2700a0_evb_class_init,
#endif
}, {
.name = TYPE_ASPEED_MACHINE,
diff --git a/hw/arm/aspeed_ast27x0.c b/hw/arm/aspeed_ast27x0.c
index 2d0c99f159..6e3375f5d3 100644
--- a/hw/arm/aspeed_ast27x0.c
+++ b/hw/arm/aspeed_ast27x0.c
@@ -72,7 +72,7 @@ static const hwaddr aspeed_soc_ast2700_memmap[] = {
#define AST2700_MAX_IRQ 256
/* Shared Peripheral Interrupt values below are offset by -32 from datasheet */
-static const int aspeed_soc_ast2700_irqmap[] = {
+static const int aspeed_soc_ast2700a0_irqmap[] = {
[ASPEED_DEV_UART0] = 132,
[ASPEED_DEV_UART1] = 132,
[ASPEED_DEV_UART2] = 132,
@@ -740,7 +740,7 @@ static void aspeed_soc_ast2700_realize(DeviceState *dev, Error **errp)
create_unimplemented_device("ast2700.io", 0x0, 0x4000000);
}
-static void aspeed_soc_ast2700_class_init(ObjectClass *oc, void *data)
+static void aspeed_soc_ast2700a0_class_init(ObjectClass *oc, void *data)
{
static const char * const valid_cpu_types[] = {
ARM_CPU_TYPE_NAME("cortex-a35"),
@@ -763,7 +763,7 @@ static void aspeed_soc_ast2700_class_init(ObjectClass *oc, void *data)
sc->uarts_num = 13;
sc->num_cpus = 4;
sc->uarts_base = ASPEED_DEV_UART0;
- sc->irqmap = aspeed_soc_ast2700_irqmap;
+ sc->irqmap = aspeed_soc_ast2700a0_irqmap;
sc->memmap = aspeed_soc_ast2700_memmap;
sc->get_irq = aspeed_soc_ast2700_get_irq;
}
@@ -778,7 +778,7 @@ static const TypeInfo aspeed_soc_ast27x0_types[] = {
.name = "ast2700-a0",
.parent = TYPE_ASPEED27X0_SOC,
.instance_init = aspeed_soc_ast2700_init,
- .class_init = aspeed_soc_ast2700_class_init,
+ .class_init = aspeed_soc_ast2700a0_class_init,
},
};
--
2.34.1
next prev parent reply other threads:[~2025-02-13 3:36 UTC|newest]
Thread overview: 89+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-02-13 3:35 [PATCH v3 00/28] Support AST2700 A1 Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 01/28] hw/intc/aspeed: Support setting different memory and register size Jamin Lin via
2025-02-18 5:33 ` Cédric Le Goater
2025-02-20 5:45 ` Jamin Lin
2025-02-21 15:15 ` Cédric Le Goater
2025-02-26 3:40 ` Jamin Lin
2025-02-27 9:57 ` Cédric Le Goater
2025-03-03 2:52 ` Jamin Lin
2025-02-13 3:35 ` [PATCH v3 02/28] hw/intc/aspeed: Introduce helper functions for enable and status registers Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 5:36 ` Cédric Le Goater
2025-02-20 3:24 ` Jamin Lin
2025-02-13 3:35 ` [PATCH v3 03/28] hw/intc/aspeed: Add object type name to trace events for better debugging Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 5:43 ` Cédric Le Goater
2025-02-13 3:35 ` Jamin Lin via [this message]
2025-02-13 3:35 ` [PATCH v3 04/28] hw/arm/aspeed: Rename IRQ table and machine name for AST2700 A0 Jamin Lin via
2025-02-18 5:47 ` Cédric Le Goater
2025-02-21 2:23 ` Jamin Lin
2025-02-21 14:04 ` Cédric Le Goater
2025-02-13 3:35 ` [PATCH v3 05/28] hw/arm/aspeed_ast27x0: Sort the IRQ table by IRQ number Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 5:48 ` Cédric Le Goater
2025-02-13 3:35 ` [PATCH v3 06/28] hw/intc/aspeed: Support different memory region ops Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 5:48 ` Cédric Le Goater
2025-02-13 3:35 ` [PATCH v3 07/28] hw/intc/aspeed: Rename num_ints to num_inpins for clarity Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 5:49 ` Cédric Le Goater
2025-02-13 3:35 ` [PATCH v3 08/28] hw/intc/aspeed: Add support for multiple output pins in INTC Jamin Lin via
2025-02-18 5:53 ` Cédric Le Goater
2025-02-21 1:31 ` Jamin Lin
2025-02-13 3:35 ` [PATCH v3 09/28] hw/intc/aspeed: Refactor INTC to support separate input and output pin indices Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 6:20 ` Cédric Le Goater
2025-02-13 3:35 ` [PATCH v3 10/28] hw/intc/aspeed: Introduce AspeedINTCIRQ structure to save the irq index and register address Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 11/28] hw/intc/aspeed: Introduce IRQ handler function to reduce code duplication Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 9:17 ` Cédric Le Goater
2025-02-20 3:14 ` Jamin Lin
2025-02-13 3:35 ` [PATCH v3 12/28] hw/intc/aspeed: Add Support for Multi-Output IRQ Handling Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 13/28] hw/intc/aspeed: Add Support for AST2700 INTCIO Controller Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 9:15 ` Cédric Le Goater
2025-02-20 5:57 ` Jamin Lin
2025-02-13 3:35 ` [PATCH v3 14/28] hw/misc/aspeed_scu: Add Support for AST2700/AST2750 A1 Silicon Revisions Jamin Lin via
2025-02-18 6:35 ` Cédric Le Goater
2025-02-13 3:35 ` [PATCH v3 15/28] hw/misc/aspeed_scu: Fix the revision ID cannot be set in the SOC layer for AST2700 Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 6:47 ` Cédric Le Goater
2025-02-26 6:38 ` Jamin Lin
2025-02-27 9:33 ` Cédric Le Goater
2025-03-03 2:51 ` Jamin Lin
2025-02-13 3:35 ` [PATCH v3 16/28] hw/arm/aspeed_ast27x0.c Support AST2700 A1 GIC Interrupt Mapping Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 17/28] hw/arm/aspeed_ast27x0: Support two levels of INTC controllers for AST2700 A1 Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 18/28] hw/arm/aspeed: Add SoC and Machine Support " Jamin Lin via
2025-02-18 6:49 ` Cédric Le Goater
2025-02-21 1:37 ` Jamin Lin
2025-02-13 3:35 ` [PATCH v3 19/28] hw/misc/aspeed_hace: Fix coding style Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 6:21 ` Cédric Le Goater
2025-02-13 3:35 ` [PATCH v3 20/28] hw/misc/aspeed_hace: Add AST2700 support Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 21/28] hw/misc/aspeed_hace: Fix boot issue in the Crypto Manager Self Test Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-18 6:26 ` Cédric Le Goater
2025-02-21 5:43 ` Jamin Lin
2025-02-21 6:55 ` Jamin Lin
2025-02-21 13:53 ` Cédric Le Goater
2025-02-24 5:10 ` Jamin Lin
2025-02-13 3:35 ` [PATCH v3 22/28] hw/arm/aspeed_ast27x0: Add HACE support for AST2700 Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 23/28] test/functional/aspeed: Introduce new function to fetch assets Jamin Lin via
2025-02-18 6:30 ` Cédric Le Goater
2025-02-21 1:35 ` Jamin Lin
2025-02-13 3:35 ` [PATCH v3 24/28] tests/functional/aspeed: Introduce start_ast2700_test API and update hwmon path Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 25/28] tests/functional/aspeed: Update test ASPEED SDK v09.05 Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 26/28] tests/functional/aspeed: Renamed test case and machine for AST2700 A0 Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 27/28] tests/functional/aspeed: Add test case for AST2700 A1 Jamin Lin via
2025-02-13 3:35 ` Jamin Lin via
2025-02-13 3:35 ` [PATCH v3 28/28] docs/specs: add aspeed-intc Jamin Lin via
2025-02-18 9:25 ` [PATCH v3 00/28] Support AST2700 A1 Cédric Le Goater
2025-02-20 5:11 ` Jamin Lin
2025-02-21 17:24 ` Cédric Le Goater
2025-02-25 8:02 ` Jamin Lin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20250213033531.3367697-5-jamin_lin@aspeedtech.com \
--to=qemu-arm@nongnu.org \
--cc=andrew@codeconstruct.com.au \
--cc=clg@kaod.org \
--cc=jamin_lin@aspeedtech.com \
--cc=joel@jms.id.au \
--cc=leetroy@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
--cc=steven_lee@aspeedtech.com \
--cc=troy_lee@aspeedtech.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.