From: sashiko-bot@kernel.org
To: "George Moussalem" <george.moussalem@outlook.com>
Cc: conor+dt@kernel.org, vkoul@kernel.org,
devicetree@vger.kernel.org, olteanv@gmail.com,
neil.armstrong@linaro.org, linux-phy@lists.infradead.org,
robh@kernel.org
Subject: Re: [PATCH v2 09/14] arm64: dts: qcom: ipq5018: Add clocks required for USB3 support
Date: Wed, 12 Aug 2026 09:48:49 +0000 [thread overview]
Message-ID: <20260812094850.89FF21F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260812-ipq5018-usb3-v2-9-8f355d7ff0ef@outlook.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] The patch adds `assigned-clocks` and `assigned-clock-rates` to hardcode specific clock frequencies, which is completely undocumented in the commit message.
--
--- Patch [9]: [PATCH v2 09/14] arm64: dts: qcom: ipq5018: Add clocks required for USB3 support ---
commit 339a6b4d83bd552f4fe80b1ff4d6d41390119b3a
Author: George Moussalem <george.moussalem@outlook.com>
arm64: dts: qcom: ipq5018: Add clocks required for USB3 support
This commit adds the auxiliary and LFPS clocks to the USB controller node
in the IPQ5018 device tree to enable Super-Speed (USB3) mode. It also sets
default assigned clocks and clock rates for the controller.
> diff --git a/arch/arm64/boot/dts/qcom/ipq5018.dtsi b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
> --- a/arch/arm64/boot/dts/qcom/ipq5018.dtsi
> +++ b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
> @@ -591,11 +591,21 @@ usb: usb@8a00000 {
[ ... ]
> clock-names = "core",
> "iface",
> "sleep",
> - "mock_utmi";
> + "mock_utmi",
> + "aux",
> + "lfps";
> + assigned-clocks = <&gcc GCC_USB0_MASTER_CLK>,
> + <&gcc GCC_SYS_NOC_USB0_AXI_CLK>,
> + <&gcc GCC_USB0_MOCK_UTMI_CLK>;
> + assigned-clock-rates = <200000000>,
> + <200000000>,
> + <60000000>;
[Severity: Medium]
The commit message mentions adding the aux and lfps clocks for USB3 support,
but does not document adding these assigned-clocks and assigned-clock-rates.
Could the commit message be updated to explain the rationale for forcing these
specific 200MHz and 60MHz frequencies during initialization?
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260812-ipq5018-usb3-v2-0-8f355d7ff0ef@outlook.com?part=9
WARNING: multiple messages have this Message-ID (diff)
From: sashiko-bot@kernel.org
To: "George Moussalem" <george.moussalem@outlook.com>
Cc: conor+dt@kernel.org, vkoul@kernel.org,
devicetree@vger.kernel.org, olteanv@gmail.com,
neil.armstrong@linaro.org, linux-phy@lists.infradead.org,
robh@kernel.org
Subject: Re: [PATCH v2 09/14] arm64: dts: qcom: ipq5018: Add clocks required for USB3 support
Date: Wed, 12 Aug 2026 09:48:49 +0000 [thread overview]
Message-ID: <20260812094850.89FF21F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260812-ipq5018-usb3-v2-9-8f355d7ff0ef@outlook.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] The patch adds `assigned-clocks` and `assigned-clock-rates` to hardcode specific clock frequencies, which is completely undocumented in the commit message.
--
--- Patch [9]: [PATCH v2 09/14] arm64: dts: qcom: ipq5018: Add clocks required for USB3 support ---
commit 339a6b4d83bd552f4fe80b1ff4d6d41390119b3a
Author: George Moussalem <george.moussalem@outlook.com>
arm64: dts: qcom: ipq5018: Add clocks required for USB3 support
This commit adds the auxiliary and LFPS clocks to the USB controller node
in the IPQ5018 device tree to enable Super-Speed (USB3) mode. It also sets
default assigned clocks and clock rates for the controller.
> diff --git a/arch/arm64/boot/dts/qcom/ipq5018.dtsi b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
> --- a/arch/arm64/boot/dts/qcom/ipq5018.dtsi
> +++ b/arch/arm64/boot/dts/qcom/ipq5018.dtsi
> @@ -591,11 +591,21 @@ usb: usb@8a00000 {
[ ... ]
> clock-names = "core",
> "iface",
> "sleep",
> - "mock_utmi";
> + "mock_utmi",
> + "aux",
> + "lfps";
> + assigned-clocks = <&gcc GCC_USB0_MASTER_CLK>,
> + <&gcc GCC_SYS_NOC_USB0_AXI_CLK>,
> + <&gcc GCC_USB0_MOCK_UTMI_CLK>;
> + assigned-clock-rates = <200000000>,
> + <200000000>,
> + <60000000>;
[Severity: Medium]
The commit message mentions adding the aux and lfps clocks for USB3 support,
but does not document adding these assigned-clocks and assigned-clock-rates.
Could the commit message be updated to explain the rationale for forcing these
specific 200MHz and 60MHz frequencies during initialization?
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260812-ipq5018-usb3-v2-0-8f355d7ff0ef@outlook.com?part=9
--
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy
next prev parent reply other threads:[~2026-08-12 9:48 UTC|newest]
Thread overview: 73+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-12 9:34 [PATCH v2 00/14] Enable USB3 for Qualcomm IPQ5018 and IPQ5332 George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:34 ` [PATCH v2 01/14] dt-bindings: phy: Document the Qualcomm IPQ5332 UNIPHY USB Super-speed PHY George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:41 ` sashiko-bot
2026-08-12 9:41 ` sashiko-bot
2026-08-12 9:34 ` [PATCH v2 02/14] phy: qcom: Introduce Qualcomm IPQ5332 Super-Speed USB UNIPHY driver George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:48 ` sashiko-bot
2026-08-12 9:48 ` sashiko-bot
2026-08-12 9:34 ` [PATCH v2 03/14] arm64: dts: qcom: ipq5018: Add USB Super-Speed PHY node George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:51 ` sashiko-bot
2026-08-12 9:51 ` sashiko-bot
2026-08-12 9:34 ` [PATCH v2 04/14] arm64: dts: qcom: ipq5332: Flatten usb controller node George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 10:25 ` sashiko-bot
2026-08-12 10:25 ` sashiko-bot
2026-08-12 9:34 ` [PATCH v2 05/14] arm64: dts: qcom: ipq5018: " George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:56 ` sashiko-bot
2026-08-12 9:56 ` sashiko-bot
2026-08-12 9:34 ` [PATCH v2 06/14] dt-bindings: usb: qcom,snps-dwc3: Add clocks for USB3 on Qualcomm IPQ5332 George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:46 ` sashiko-bot
2026-08-12 9:46 ` sashiko-bot
2026-08-12 9:34 ` [PATCH v2 07/14] dt-bindings: usb: qcom,snps-dwc3: Add clocks for USB3 on Qualcomm IPQ5018 George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:51 ` sashiko-bot
2026-08-12 9:51 ` sashiko-bot
2026-08-12 9:34 ` [PATCH v2 08/14] arm64: dts: qcom: ipq5332: Add clocks required for USB3 support George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:34 ` [PATCH v2 09/14] arm64: dts: qcom: ipq5018: " George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:48 ` sashiko-bot [this message]
2026-08-12 9:48 ` sashiko-bot
2026-08-12 9:34 ` [PATCH v2 10/14] arm64: dts: qcom: ipq5332: Add Super-Speed UNIPHY to USB node George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:55 ` sashiko-bot
2026-08-12 9:55 ` sashiko-bot
2026-08-12 10:56 ` Sergey Shtylyov
2026-08-12 10:56 ` Sergey Shtylyov
2026-08-12 9:34 ` [PATCH v2 11/14] arm64: dts: qcom: ipq5018: " George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:57 ` sashiko-bot
2026-08-12 9:57 ` sashiko-bot
2026-08-12 10:57 ` Sergey Shtylyov
2026-08-12 10:57 ` Sergey Shtylyov
2026-08-12 9:34 ` [PATCH v2 12/14] arm64: dts: qcom: ipq5332: Enable USB Super-Speed PHY George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:54 ` sashiko-bot
2026-08-12 9:54 ` sashiko-bot
2026-08-12 9:34 ` [PATCH v2 13/14] arm64: dts: qcom: ipq5018: " George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
2026-08-12 9:57 ` sashiko-bot
2026-08-12 9:57 ` sashiko-bot
2026-08-12 9:34 ` [PATCH v2 14/14] arm64: defconfig: Enable qcom USB UNIPHY driver George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem via B4 Relay
2026-08-12 9:34 ` George Moussalem
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260812094850.89FF21F000E9@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=george.moussalem@outlook.com \
--cc=linux-phy@lists.infradead.org \
--cc=neil.armstrong@linaro.org \
--cc=olteanv@gmail.com \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.