All of lore.kernel.org
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Ziyue Zhang" <ziyue.zhang@oss.qualcomm.com>
Cc: olteanv@gmail.com, linux-phy@lists.infradead.org,
	devicetree@vger.kernel.org, conor+dt@kernel.org, robh@kernel.org,
	vkoul@kernel.org, neil.armstrong@linaro.org
Subject: Re: [PATCH v2 3/4] arm64: dts: qcom: qcs8300: Add qref and refgen supply for PCIe PHYs
Date: Wed, 16 Sep 2026 10:39:19 +0000	[thread overview]
Message-ID: <20260916103919.B6A781F0089D@smtp.kernel.org> (raw)
In-Reply-To: <20260916102023.2054761-4-ziyue.zhang@oss.qualcomm.com>

Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [High] pcie: probe failure on SA8775p due to unconditionally required QCS8300 workaround regulator
--

commit 1c7a11beac9080a5affb060c2f0b8c2011ce109b
Author: Ziyue Zhang <ziyue.zhang@oss.qualcomm.com>
Subject: arm64: dts: qcom: qcs8300: Add qref and refgen supply for PCIe PHYs

This commit adds vdda-qref-supply and vdda-refgen-supply to board DTS files and
refgen-supply to the SoC DTSI for QCS8300 due to hardware requirements for
stable operation. It also updates the driver to vote for refgen as a
workaround for a QCS8300 hardware issue.

> diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c
> index da83358c97ead..ab81c6e584a84 100644
> --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c
> +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c
> @@ -4094,6 +4094,10 @@ static const char * const sm8550_qmp_phy_vreg_l[] = {
>  	"vdda-phy", "vdda-pll", "vdda-qref",
>  };
>  
> +static const char * const sa8775p_qmp_phy_vreg_l[] = {
> +	"vdda-phy", "vdda-pll", "vdda-qref", "vdda-refgen", "refgen",
> +};
> +

[Severity: High]
Does this unconditionally require the refgen supply for any configuration
using sa8775p_qmp_phy_vreg_l in drivers/phy/qualcomm/phy-qcom-qmp-pcie.c?

According to the DT bindings, refgen-supply is a hardware workaround required
only for QCS8300, and SA8775P device trees correctly do not define it.

When qmp_pcie_vreg_init() calls devm_regulator_bulk_get() on SA8775P boards,
it will fail to find refgen, which will abort the PHY probe and completely break
PCIe functionality on SA8775P.

>  /* list of resets */
>  static const char * const ipq8074_pciephy_reset_l[] = {
[ ... ]
> @@ -5324,8 +5328,8 @@ static const struct qmp_phy_cfg sa8775p_qmp_gen4x2_pciephy_cfg = {
>  
>  	.reset_list		= sdm845_pciephy_reset_l,
>  	.num_resets		= ARRAY_SIZE(sdm845_pciephy_reset_l),
> -	.vreg_list		= qmp_phy_vreg_l,
> -	.num_vregs		= ARRAY_SIZE(qmp_phy_vreg_l),
> +	.vreg_list		= sa8775p_qmp_phy_vreg_l,
> +	.num_vregs		= ARRAY_SIZE(sa8775p_qmp_phy_vreg_l),

[Severity: High]
Will the sa8775p_qmp_gen4x2_pciephy_cfg configuration incorrectly inherit the 
requirement for the QCS8300-specific refgen supply by using this shared list?

>  	.regs			= pciephy_v5_regs_layout,
>  
>  	.pwrdn_ctrl		= SW_PWRDN | REFCLK_DRV_DSBL,
[ ... ]
> @@ -5365,8 +5369,8 @@ static const struct qmp_phy_cfg sa8775p_qmp_gen4x4_pciephy_cfg = {
>  
>  	.reset_list		= sdm845_pciephy_reset_l,
>  	.num_resets		= ARRAY_SIZE(sdm845_pciephy_reset_l),
> -	.vreg_list		= qmp_phy_vreg_l,
> -	.num_vregs		= ARRAY_SIZE(qmp_phy_vreg_l),
> +	.vreg_list		= sa8775p_qmp_phy_vreg_l,
> +	.num_vregs		= ARRAY_SIZE(sa8775p_qmp_phy_vreg_l),

[Severity: High]
Could the sa8775p_qmp_gen4x4_pciephy_cfg configuration also be affected by
this requirement through the shared list?

>  	.regs			= pciephy_v5_regs_layout,

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20260916102023.2054761-1-ziyue.zhang@oss.qualcomm.com?part=3

-- 
linux-phy mailing list
linux-phy@lists.infradead.org
https://lists.infradead.org/mailman/listinfo/linux-phy

WARNING: multiple messages have this Message-ID (diff)
From: sashiko-bot@kernel.org
To: "Ziyue Zhang" <ziyue.zhang@oss.qualcomm.com>
Cc: olteanv@gmail.com, linux-phy@lists.infradead.org,
	devicetree@vger.kernel.org, conor+dt@kernel.org, robh@kernel.org,
	vkoul@kernel.org, neil.armstrong@linaro.org
Subject: Re: [PATCH v2 3/4] arm64: dts: qcom: qcs8300: Add qref and refgen supply for PCIe PHYs
Date: Wed, 16 Sep 2026 10:39:19 +0000	[thread overview]
Message-ID: <20260916103919.B6A781F0089D@smtp.kernel.org> (raw)
In-Reply-To: <20260916102023.2054761-4-ziyue.zhang@oss.qualcomm.com>

Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [High] pcie: probe failure on SA8775p due to unconditionally required QCS8300 workaround regulator
--

commit 1c7a11beac9080a5affb060c2f0b8c2011ce109b
Author: Ziyue Zhang <ziyue.zhang@oss.qualcomm.com>
Subject: arm64: dts: qcom: qcs8300: Add qref and refgen supply for PCIe PHYs

This commit adds vdda-qref-supply and vdda-refgen-supply to board DTS files and
refgen-supply to the SoC DTSI for QCS8300 due to hardware requirements for
stable operation. It also updates the driver to vote for refgen as a
workaround for a QCS8300 hardware issue.

> diff --git a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c
> index da83358c97ead..ab81c6e584a84 100644
> --- a/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c
> +++ b/drivers/phy/qualcomm/phy-qcom-qmp-pcie.c
> @@ -4094,6 +4094,10 @@ static const char * const sm8550_qmp_phy_vreg_l[] = {
>  	"vdda-phy", "vdda-pll", "vdda-qref",
>  };
>  
> +static const char * const sa8775p_qmp_phy_vreg_l[] = {
> +	"vdda-phy", "vdda-pll", "vdda-qref", "vdda-refgen", "refgen",
> +};
> +

[Severity: High]
Does this unconditionally require the refgen supply for any configuration
using sa8775p_qmp_phy_vreg_l in drivers/phy/qualcomm/phy-qcom-qmp-pcie.c?

According to the DT bindings, refgen-supply is a hardware workaround required
only for QCS8300, and SA8775P device trees correctly do not define it.

When qmp_pcie_vreg_init() calls devm_regulator_bulk_get() on SA8775P boards,
it will fail to find refgen, which will abort the PHY probe and completely break
PCIe functionality on SA8775P.

>  /* list of resets */
>  static const char * const ipq8074_pciephy_reset_l[] = {
[ ... ]
> @@ -5324,8 +5328,8 @@ static const struct qmp_phy_cfg sa8775p_qmp_gen4x2_pciephy_cfg = {
>  
>  	.reset_list		= sdm845_pciephy_reset_l,
>  	.num_resets		= ARRAY_SIZE(sdm845_pciephy_reset_l),
> -	.vreg_list		= qmp_phy_vreg_l,
> -	.num_vregs		= ARRAY_SIZE(qmp_phy_vreg_l),
> +	.vreg_list		= sa8775p_qmp_phy_vreg_l,
> +	.num_vregs		= ARRAY_SIZE(sa8775p_qmp_phy_vreg_l),

[Severity: High]
Will the sa8775p_qmp_gen4x2_pciephy_cfg configuration incorrectly inherit the 
requirement for the QCS8300-specific refgen supply by using this shared list?

>  	.regs			= pciephy_v5_regs_layout,
>  
>  	.pwrdn_ctrl		= SW_PWRDN | REFCLK_DRV_DSBL,
[ ... ]
> @@ -5365,8 +5369,8 @@ static const struct qmp_phy_cfg sa8775p_qmp_gen4x4_pciephy_cfg = {
>  
>  	.reset_list		= sdm845_pciephy_reset_l,
>  	.num_resets		= ARRAY_SIZE(sdm845_pciephy_reset_l),
> -	.vreg_list		= qmp_phy_vreg_l,
> -	.num_vregs		= ARRAY_SIZE(qmp_phy_vreg_l),
> +	.vreg_list		= sa8775p_qmp_phy_vreg_l,
> +	.num_vregs		= ARRAY_SIZE(sa8775p_qmp_phy_vreg_l),

[Severity: High]
Could the sa8775p_qmp_gen4x4_pciephy_cfg configuration also be affected by
this requirement through the shared list?

>  	.regs			= pciephy_v5_regs_layout,

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20260916102023.2054761-1-ziyue.zhang@oss.qualcomm.com?part=3

  reply	other threads:[~2026-09-16 10:39 UTC|newest]

Thread overview: 20+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-09-16 10:20 [PATCH v2 0/4] Add qref and refgen regulator support for QCS8300 and SA8775p PCIe PHYs Ziyue Zhang
2026-09-16 10:20 ` Ziyue Zhang
2026-09-16 10:20 ` [PATCH v2 1/4] dt-bindings: phy: qcom,sc8280xp-qmp-pcie-phy: Add vdda-refgen and refgen supply properties Ziyue Zhang
2026-09-16 10:20   ` Ziyue Zhang
2026-09-16 10:20 ` [PATCH v2 2/4] phy: qcom: qmp-pcie: Add qref and refgen regulator vote for QCS8300 and SA8775p PHY Ziyue Zhang
2026-09-16 10:20   ` Ziyue Zhang
2026-09-16 10:35   ` sashiko-bot
2026-09-16 10:35     ` sashiko-bot
2026-10-12 15:42   ` Manivannan Sadhasivam
2026-10-12 15:42     ` Manivannan Sadhasivam
2026-09-16 10:20 ` [PATCH v2 3/4] arm64: dts: qcom: qcs8300: Add qref and refgen supply for PCIe PHYs Ziyue Zhang
2026-09-16 10:20   ` Ziyue Zhang
2026-09-16 10:39   ` sashiko-bot [this message]
2026-09-16 10:39     ` sashiko-bot
2026-09-16 10:20 ` [PATCH v2 4/4] arm64: dts: qcom: sa8775p: " Ziyue Zhang
2026-09-16 10:20   ` Ziyue Zhang
2026-09-16 10:32   ` sashiko-bot
2026-09-16 10:32     ` sashiko-bot
2026-10-13  7:27 ` [PATCH v2 0/4] Add qref and refgen regulator support for QCS8300 and SA8775p " Ziyue Zhang
2026-10-13  7:27   ` Ziyue Zhang

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260916103919.B6A781F0089D@smtp.kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=linux-phy@lists.infradead.org \
    --cc=neil.armstrong@linaro.org \
    --cc=olteanv@gmail.com \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    --cc=vkoul@kernel.org \
    --cc=ziyue.zhang@oss.qualcomm.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.