From: tthayer@opensource.altera.com (Thor Thayer)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCHv2 0/4] Add Altera peripheral memories to EDAC framework
Date: Mon, 27 Oct 2014 13:50:24 -0500 [thread overview]
Message-ID: <544E93F0.3030409@opensource.altera.com> (raw)
In-Reply-To: <1413578029-13205-1-git-send-email-tthayer@opensource.altera.com>
Hi Borislav,
On 10/17/2014 03:33 PM, tthayer at opensource.altera.com wrote:
> From: Thor Thayer <tthayer@opensource.altera.com>
>
> This patch adds the L2 cache and OCRAM peripherals to the EDAC framework
> using the EDAC device framework. The ECC is enabled early in the boot
> process in the platform specific code.
>
> Thor Thayer (4):
> arm: socfpga: Enable L2 Cache ECC on startup.
> arm: socfpga: Enable OCRAM ECC on startup.
> edac: altera: Add Altera L2 Cache and OCRAM EDAC Support
> arm: dts: Add Altera L2 Cache and OCRAM EDAC
>
> .../bindings/arm/altera/socfpga-l2-edac.txt | 15 ++
> .../bindings/arm/altera/socfpga-ocram-edac.txt | 16 ++
> MAINTAINERS | 4 +-
> arch/arm/boot/dts/socfpga.dtsi | 15 +-
> arch/arm/mach-socfpga/Makefile | 2 +
> arch/arm/mach-socfpga/l2_cache.c | 44 ++++
> arch/arm/mach-socfpga/l2_cache.h | 28 +++
> arch/arm/mach-socfpga/ocram.c | 90 +++++++
> arch/arm/mach-socfpga/ocram.h | 28 +++
> arch/arm/mach-socfpga/socfpga.c | 13 +-
> drivers/edac/Kconfig | 14 ++
> drivers/edac/Makefile | 3 +
> drivers/edac/altera_edac_mgr.c | 261 ++++++++++++++++++++
> drivers/edac/altera_edac_mgr.h | 56 +++++
> drivers/edac/altera_l2_edac.c | 130 ++++++++++
> drivers/edac/altera_ocram_edac.c | 107 ++++++++
> 16 files changed, 823 insertions(+), 3 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/arm/altera/socfpga-l2-edac.txt
> create mode 100644 Documentation/devicetree/bindings/arm/altera/socfpga-ocram-edac.txt
> create mode 100644 arch/arm/mach-socfpga/l2_cache.c
> create mode 100644 arch/arm/mach-socfpga/l2_cache.h
> create mode 100644 arch/arm/mach-socfpga/ocram.c
> create mode 100644 arch/arm/mach-socfpga/ocram.h
> create mode 100644 drivers/edac/altera_edac_mgr.c
> create mode 100644 drivers/edac/altera_edac_mgr.h
> create mode 100644 drivers/edac/altera_l2_edac.c
> create mode 100644 drivers/edac/altera_ocram_edac.c
>
Do you have any comments about this driver?
Thanks,
Thor
WARNING: multiple messages have this Message-ID (diff)
From: Thor Thayer <tthayer@opensource.altera.com>
To: bp@alien8.de, dougthompson@xmission.com, m.chehab@samsung.com,
robh+dt@kernel.org, pawel.moll@arm.com, mark.rutland@arm.com,
ijc+devicetree@hellion.org.uk, galak@codeaurora.org,
linux@arm.linux.org.uk, dinguyen@altera.com
Cc: devicetree@vger.kernel.org, linux-doc@vger.kernel.org,
linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-arm-kernel@lists.infradead.org, tthayer.linux@gmail.com,
tthayer@altera.com
Subject: Re: [PATCHv2 0/4] Add Altera peripheral memories to EDAC framework
Date: Mon, 27 Oct 2014 13:50:24 -0500 [thread overview]
Message-ID: <544E93F0.3030409@opensource.altera.com> (raw)
In-Reply-To: <1413578029-13205-1-git-send-email-tthayer@opensource.altera.com>
Hi Borislav,
On 10/17/2014 03:33 PM, tthayer@opensource.altera.com wrote:
> From: Thor Thayer <tthayer@opensource.altera.com>
>
> This patch adds the L2 cache and OCRAM peripherals to the EDAC framework
> using the EDAC device framework. The ECC is enabled early in the boot
> process in the platform specific code.
>
> Thor Thayer (4):
> arm: socfpga: Enable L2 Cache ECC on startup.
> arm: socfpga: Enable OCRAM ECC on startup.
> edac: altera: Add Altera L2 Cache and OCRAM EDAC Support
> arm: dts: Add Altera L2 Cache and OCRAM EDAC
>
> .../bindings/arm/altera/socfpga-l2-edac.txt | 15 ++
> .../bindings/arm/altera/socfpga-ocram-edac.txt | 16 ++
> MAINTAINERS | 4 +-
> arch/arm/boot/dts/socfpga.dtsi | 15 +-
> arch/arm/mach-socfpga/Makefile | 2 +
> arch/arm/mach-socfpga/l2_cache.c | 44 ++++
> arch/arm/mach-socfpga/l2_cache.h | 28 +++
> arch/arm/mach-socfpga/ocram.c | 90 +++++++
> arch/arm/mach-socfpga/ocram.h | 28 +++
> arch/arm/mach-socfpga/socfpga.c | 13 +-
> drivers/edac/Kconfig | 14 ++
> drivers/edac/Makefile | 3 +
> drivers/edac/altera_edac_mgr.c | 261 ++++++++++++++++++++
> drivers/edac/altera_edac_mgr.h | 56 +++++
> drivers/edac/altera_l2_edac.c | 130 ++++++++++
> drivers/edac/altera_ocram_edac.c | 107 ++++++++
> 16 files changed, 823 insertions(+), 3 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/arm/altera/socfpga-l2-edac.txt
> create mode 100644 Documentation/devicetree/bindings/arm/altera/socfpga-ocram-edac.txt
> create mode 100644 arch/arm/mach-socfpga/l2_cache.c
> create mode 100644 arch/arm/mach-socfpga/l2_cache.h
> create mode 100644 arch/arm/mach-socfpga/ocram.c
> create mode 100644 arch/arm/mach-socfpga/ocram.h
> create mode 100644 drivers/edac/altera_edac_mgr.c
> create mode 100644 drivers/edac/altera_edac_mgr.h
> create mode 100644 drivers/edac/altera_l2_edac.c
> create mode 100644 drivers/edac/altera_ocram_edac.c
>
Do you have any comments about this driver?
Thanks,
Thor
WARNING: multiple messages have this Message-ID (diff)
From: Thor Thayer <tthayer@opensource.altera.com>
To: <bp@alien8.de>, <dougthompson@xmission.com>,
<m.chehab@samsung.com>, <robh+dt@kernel.org>,
<pawel.moll@arm.com>, <mark.rutland@arm.com>,
<ijc+devicetree@hellion.org.uk>, <galak@codeaurora.org>,
<linux@arm.linux.org.uk>, <dinguyen@altera.com>
Cc: <devicetree@vger.kernel.org>, <linux-doc@vger.kernel.org>,
<linux-edac@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>, <tthayer.linux@gmail.com>,
<tthayer@altera.com>
Subject: Re: [PATCHv2 0/4] Add Altera peripheral memories to EDAC framework
Date: Mon, 27 Oct 2014 13:50:24 -0500 [thread overview]
Message-ID: <544E93F0.3030409@opensource.altera.com> (raw)
In-Reply-To: <1413578029-13205-1-git-send-email-tthayer@opensource.altera.com>
Hi Borislav,
On 10/17/2014 03:33 PM, tthayer@opensource.altera.com wrote:
> From: Thor Thayer <tthayer@opensource.altera.com>
>
> This patch adds the L2 cache and OCRAM peripherals to the EDAC framework
> using the EDAC device framework. The ECC is enabled early in the boot
> process in the platform specific code.
>
> Thor Thayer (4):
> arm: socfpga: Enable L2 Cache ECC on startup.
> arm: socfpga: Enable OCRAM ECC on startup.
> edac: altera: Add Altera L2 Cache and OCRAM EDAC Support
> arm: dts: Add Altera L2 Cache and OCRAM EDAC
>
> .../bindings/arm/altera/socfpga-l2-edac.txt | 15 ++
> .../bindings/arm/altera/socfpga-ocram-edac.txt | 16 ++
> MAINTAINERS | 4 +-
> arch/arm/boot/dts/socfpga.dtsi | 15 +-
> arch/arm/mach-socfpga/Makefile | 2 +
> arch/arm/mach-socfpga/l2_cache.c | 44 ++++
> arch/arm/mach-socfpga/l2_cache.h | 28 +++
> arch/arm/mach-socfpga/ocram.c | 90 +++++++
> arch/arm/mach-socfpga/ocram.h | 28 +++
> arch/arm/mach-socfpga/socfpga.c | 13 +-
> drivers/edac/Kconfig | 14 ++
> drivers/edac/Makefile | 3 +
> drivers/edac/altera_edac_mgr.c | 261 ++++++++++++++++++++
> drivers/edac/altera_edac_mgr.h | 56 +++++
> drivers/edac/altera_l2_edac.c | 130 ++++++++++
> drivers/edac/altera_ocram_edac.c | 107 ++++++++
> 16 files changed, 823 insertions(+), 3 deletions(-)
> create mode 100644 Documentation/devicetree/bindings/arm/altera/socfpga-l2-edac.txt
> create mode 100644 Documentation/devicetree/bindings/arm/altera/socfpga-ocram-edac.txt
> create mode 100644 arch/arm/mach-socfpga/l2_cache.c
> create mode 100644 arch/arm/mach-socfpga/l2_cache.h
> create mode 100644 arch/arm/mach-socfpga/ocram.c
> create mode 100644 arch/arm/mach-socfpga/ocram.h
> create mode 100644 drivers/edac/altera_edac_mgr.c
> create mode 100644 drivers/edac/altera_edac_mgr.h
> create mode 100644 drivers/edac/altera_l2_edac.c
> create mode 100644 drivers/edac/altera_ocram_edac.c
>
Do you have any comments about this driver?
Thanks,
Thor
next prev parent reply other threads:[~2014-10-27 18:50 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2014-10-17 20:33 [PATCHv2 0/4] Add Altera peripheral memories to EDAC framework tthayer at opensource.altera.com
2014-10-17 20:33 ` tthayer
2014-10-17 20:33 ` tthayer
2014-10-17 20:33 ` [PATCHv2 1/4] arm: socfpga: Enable L2 Cache ECC on startup tthayer at opensource.altera.com
2014-10-17 20:33 ` tthayer
2014-10-17 20:33 ` tthayer
2014-10-17 20:33 ` [PATCHv2 2/4] arm: socfpga: Enable OCRAM " tthayer at opensource.altera.com
2014-10-17 20:33 ` tthayer
2014-10-17 20:33 ` tthayer
2014-10-17 20:33 ` [PATCHv2 3/4] edac: altera: Add Altera L2 and OCRAM EDAC support tthayer at opensource.altera.com
2014-10-17 20:33 ` tthayer
2014-10-17 20:33 ` tthayer
2014-10-17 20:33 ` [PATCHv2 4/4] arm: dts: Add Altera L2 Cache and OCRAM EDAC tthayer at opensource.altera.com
2014-10-17 20:33 ` tthayer
2014-10-17 20:33 ` tthayer
2014-10-27 18:50 ` Thor Thayer [this message]
2014-10-27 18:50 ` [PATCHv2 0/4] Add Altera peripheral memories to EDAC framework Thor Thayer
2014-10-27 18:50 ` Thor Thayer
2014-10-27 20:43 ` Borislav Petkov
2014-10-27 20:43 ` Borislav Petkov
2014-10-27 21:35 ` Thor Thayer
2014-10-27 21:35 ` Thor Thayer
2014-10-27 21:35 ` Thor Thayer
2014-10-27 21:59 ` Borislav Petkov
2014-10-27 21:59 ` Borislav Petkov
2014-10-27 22:48 ` Thor Thayer
2014-10-27 22:48 ` Thor Thayer
2014-10-27 22:48 ` Thor Thayer
2014-10-30 15:22 ` Borislav Petkov
2014-10-30 15:22 ` Borislav Petkov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=544E93F0.3030409@opensource.altera.com \
--to=tthayer@opensource.altera.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.