From: Leon Alrae <leon.alrae@imgtec.com>
To: Aleksandar Markovic <aleksandar.markovic@rt-rk.com>
Cc: peter.maydell@linaro.org, proljc@gmail.com,
kbastian@mail.uni-paderborn.de, mark.cave-ayland@ilande.co.uk,
agraf@suse.de, maciej.rozycki@imgtec.com, qemu-devel@nongnu.org,
blauwirbel@gmail.com, jcmvbkbc@gmail.com,
aleksandar.markovic@imgtec.com, qemu-arm@nongnu.org,
qemu-ppc@nongnu.org, petar.jovanovic@imgtec.com,
miodrag.dinic@imgtec.com, pbonzini@redhat.com,
gxt@mprc.pku.edu.cn, afaerber@suse.de, aurelien@aurel32.net,
rth@twiddle.net
Subject: Re: [Qemu-arm] [PATCH v5 2/9] softfloat: For Mips only, correct default NaN values
Date: Fri, 29 Apr 2016 14:59:26 +0100 [thread overview]
Message-ID: <572368BE.1010203@imgtec.com> (raw)
In-Reply-To: <1460995422-14373-3-git-send-email-aleksandar.markovic@rt-rk.com>
On 18/04/16 17:03, Aleksandar Markovic wrote:
> From: Aleksandar Markovic <aleksandar.markovic@imgtec.com>
>
> Only for Mips platform, and only for cases when snan_bit_is_one is 0,
> correct default NaN values (in their 16-, 32-, and 64-bit flavors).
>
> For more info, see [1], page 84, Table 6.3 "Value Supplied When a New
> Quiet NaN Is Created", and [2], page 52, Table 3.7 "Default NaN
> Encodings".
>
> [1] "MIPS® Architecture For Programmers Volume II-A:
> The MIPS64® Instruction Set Reference Manual",
> Imagination Technologies LTD, Revision 6.04, November 13, 2015
>
> [2] "MIPS Architecture for Programmers Volume IV-j:
> The MIPS32® SIMD Architecture Module",
> Imagination Technologies LTD, Revision 1.12, February 3, 2016
>
> Signed-off-by: Aleksandar Markovic <aleksandar.markovic@imgtec.com>
> ---
> fpu/softfloat-specialize.h | 12 ++++++++++++
> 1 file changed, 12 insertions(+)
>
> diff --git a/fpu/softfloat-specialize.h b/fpu/softfloat-specialize.h
> index e03a529..093218f 100644
> --- a/fpu/softfloat-specialize.h
> +++ b/fpu/softfloat-specialize.h
> @@ -97,7 +97,11 @@ float16 float16_default_nan(float_status *status)
> if (status->snan_bit_is_one) {
> return const_float16(0x7DFF);
> } else {
> +#if defined(TARGET_MIPS)
> + return const_float16(0x7E00);
> +#else
> return const_float16(0xFE00);
> +#endif
> }
> #endif
> }
> @@ -116,7 +120,11 @@ float32 float32_default_nan(float_status *status)
> if (status->snan_bit_is_one) {
> return const_float32(0x7FBFFFFF);
> } else {
> +#if defined(TARGET_MIPS)
> + return const_float32(0x7FC00000);
> +#else
> return const_float32(0xFFC00000);
> +#endif
> }
> #endif
> }
> @@ -135,7 +143,11 @@ float64 float64_default_nan(float_status *status)
> if (status->snan_bit_is_one) {
> return const_float64(LIT64(0x7FF7FFFFFFFFFFFF));
> } else {
> +#if defined(TARGET_MIPS)
> + return const_float64(LIT64(0x7FF8000000000000));
> +#else
> return const_float64(LIT64(0xFFF8000000000000));
> +#endif
> }
> #endif
> }
Reviewed-by: Leon Alrae <leon.alrae@imgtec.com>
WARNING: multiple messages have this Message-ID (diff)
From: Leon Alrae <leon.alrae@imgtec.com>
To: Aleksandar Markovic <aleksandar.markovic@rt-rk.com>
Cc: qemu-devel@nongnu.org, peter.maydell@linaro.org,
proljc@gmail.com, kbastian@mail.uni-paderborn.de,
mark.cave-ayland@ilande.co.uk, agraf@suse.de,
blauwirbel@gmail.com, jcmvbkbc@gmail.com,
aleksandar.markovic@imgtec.com, qemu-arm@nongnu.org,
qemu-ppc@nongnu.org, petar.jovanovic@imgtec.com,
pbonzini@redhat.com, miodrag.dinic@imgtec.com,
edgar.iglesias@gmail.com, gxt@mprc.pku.edu.cn, afaerber@suse.de,
aurelien@aurel32.net, rth@twiddle.net, maciej.rozycki@imgtec.com
Subject: Re: [Qemu-devel] [PATCH v5 2/9] softfloat: For Mips only, correct default NaN values
Date: Fri, 29 Apr 2016 14:59:26 +0100 [thread overview]
Message-ID: <572368BE.1010203@imgtec.com> (raw)
In-Reply-To: <1460995422-14373-3-git-send-email-aleksandar.markovic@rt-rk.com>
On 18/04/16 17:03, Aleksandar Markovic wrote:
> From: Aleksandar Markovic <aleksandar.markovic@imgtec.com>
>
> Only for Mips platform, and only for cases when snan_bit_is_one is 0,
> correct default NaN values (in their 16-, 32-, and 64-bit flavors).
>
> For more info, see [1], page 84, Table 6.3 "Value Supplied When a New
> Quiet NaN Is Created", and [2], page 52, Table 3.7 "Default NaN
> Encodings".
>
> [1] "MIPS® Architecture For Programmers Volume II-A:
> The MIPS64® Instruction Set Reference Manual",
> Imagination Technologies LTD, Revision 6.04, November 13, 2015
>
> [2] "MIPS Architecture for Programmers Volume IV-j:
> The MIPS32® SIMD Architecture Module",
> Imagination Technologies LTD, Revision 1.12, February 3, 2016
>
> Signed-off-by: Aleksandar Markovic <aleksandar.markovic@imgtec.com>
> ---
> fpu/softfloat-specialize.h | 12 ++++++++++++
> 1 file changed, 12 insertions(+)
>
> diff --git a/fpu/softfloat-specialize.h b/fpu/softfloat-specialize.h
> index e03a529..093218f 100644
> --- a/fpu/softfloat-specialize.h
> +++ b/fpu/softfloat-specialize.h
> @@ -97,7 +97,11 @@ float16 float16_default_nan(float_status *status)
> if (status->snan_bit_is_one) {
> return const_float16(0x7DFF);
> } else {
> +#if defined(TARGET_MIPS)
> + return const_float16(0x7E00);
> +#else
> return const_float16(0xFE00);
> +#endif
> }
> #endif
> }
> @@ -116,7 +120,11 @@ float32 float32_default_nan(float_status *status)
> if (status->snan_bit_is_one) {
> return const_float32(0x7FBFFFFF);
> } else {
> +#if defined(TARGET_MIPS)
> + return const_float32(0x7FC00000);
> +#else
> return const_float32(0xFFC00000);
> +#endif
> }
> #endif
> }
> @@ -135,7 +143,11 @@ float64 float64_default_nan(float_status *status)
> if (status->snan_bit_is_one) {
> return const_float64(LIT64(0x7FF7FFFFFFFFFFFF));
> } else {
> +#if defined(TARGET_MIPS)
> + return const_float64(LIT64(0x7FF8000000000000));
> +#else
> return const_float64(LIT64(0xFFF8000000000000));
> +#endif
> }
> #endif
> }
Reviewed-by: Leon Alrae <leon.alrae@imgtec.com>
next prev parent reply other threads:[~2016-04-29 14:00 UTC|newest]
Thread overview: 44+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-04-18 16:03 [Qemu-arm] [PATCH v5 0/9] target-mips: Initiate IEEE 754-2008 support for Mips Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-devel] " Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-arm] [PATCH v5 1/9] softfloat: Implement run-time-configurable meaning of signaling NaN bit Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-devel] " Aleksandar Markovic
2016-04-29 13:49 ` [Qemu-arm] " Leon Alrae
2016-04-29 13:49 ` [Qemu-devel] " Leon Alrae
2016-04-18 16:03 ` [Qemu-arm] [PATCH v5 2/9] softfloat: For Mips only, correct default NaN values Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-devel] " Aleksandar Markovic
2016-04-29 13:59 ` Leon Alrae [this message]
2016-04-29 13:59 ` Leon Alrae
2016-04-18 16:03 ` [Qemu-arm] [PATCH v5 3/9] softfloat: For Mips only, correct order in pickNaNMulAdd() Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-devel] " Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-arm] [PATCH v5 4/9] target-mips: Amend processor definitions in relation to FCR31 Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-devel] " Aleksandar Markovic
2016-04-29 14:07 ` [Qemu-arm] " Leon Alrae
2016-04-29 14:07 ` [Qemu-devel] " Leon Alrae
2016-04-18 16:03 ` [Qemu-arm] [PATCH v5 5/9] target-mips: Activate IEEE 274-2008 signaling NaN bit meaning Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-devel] " Aleksandar Markovic
2016-04-25 14:06 ` [Qemu-arm] " Maciej W. Rozycki
2016-04-25 14:06 ` [Qemu-devel] " Maciej W. Rozycki
2016-04-25 17:10 ` [Qemu-arm] " Aleksandar Markovic
2016-04-25 17:10 ` [Qemu-devel] " Aleksandar Markovic
2016-04-29 14:21 ` [Qemu-arm] " Maciej W. Rozycki
2016-04-29 14:21 ` [Qemu-devel] " Maciej W. Rozycki
2016-04-29 15:06 ` [Qemu-arm] " Leon Alrae
2016-04-29 15:06 ` [Qemu-devel] " Leon Alrae
2016-04-18 16:03 ` [Qemu-arm] [PATCH v5 6/9] target-mips: Add abs2008 flavor of <ABS|NEG>.<S|D> Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-devel] " Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-devel] [PATCH v5 7/9] target-mips: Add nan2008 flavor of <CEIL|CVT|FLOOR|ROUND|TRUNC>.<L|W>.<S|D> Aleksandar Markovic
2016-04-18 16:03 ` Aleksandar Markovic
2016-04-18 17:32 ` [Qemu-arm] " Aleksandar Markovic
2016-04-18 17:32 ` [Qemu-devel] " Aleksandar Markovic
2016-04-29 15:23 ` [Qemu-arm] " Leon Alrae
2016-04-29 15:23 ` [Qemu-devel] " Leon Alrae
2016-05-04 11:28 ` [Qemu-arm] " Aleksandar Markovic
2016-05-04 11:28 ` [Qemu-devel] " Aleksandar Markovic
2016-05-04 14:07 ` Maciej W. Rozycki
2016-05-04 14:07 ` Maciej W. Rozycki
2016-04-18 16:03 ` [Qemu-arm] [PATCH v5 8/9] target-mips: Clean up position and order of helpers for CVT.<L|W>.<S|D> Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-devel] " Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-arm] [PATCH v5 9/9] target-mips: Clean up position of abs2008/nan2008 cases in genfarith() Aleksandar Markovic
2016-04-18 16:03 ` [Qemu-devel] " Aleksandar Markovic
2016-04-19 9:07 ` [Qemu-arm] " Aleksandar Markovic
2016-04-19 9:07 ` [Qemu-devel] " Aleksandar Markovic
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=572368BE.1010203@imgtec.com \
--to=leon.alrae@imgtec.com \
--cc=afaerber@suse.de \
--cc=agraf@suse.de \
--cc=aleksandar.markovic@imgtec.com \
--cc=aleksandar.markovic@rt-rk.com \
--cc=aurelien@aurel32.net \
--cc=blauwirbel@gmail.com \
--cc=gxt@mprc.pku.edu.cn \
--cc=jcmvbkbc@gmail.com \
--cc=kbastian@mail.uni-paderborn.de \
--cc=maciej.rozycki@imgtec.com \
--cc=mark.cave-ayland@ilande.co.uk \
--cc=miodrag.dinic@imgtec.com \
--cc=pbonzini@redhat.com \
--cc=petar.jovanovic@imgtec.com \
--cc=peter.maydell@linaro.org \
--cc=proljc@gmail.com \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=rth@twiddle.net \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.