From: Thomas Gleixner <tglx@kernel.org>
To: Anup Patel <anup@brainfault.org>,
Andrew Jones <andrew.jones@oss.qualcomm.com>
Cc: linux-riscv@lists.infradead.org, iommu@lists.linux.dev,
linux-kernel@vger.kernel.org, tomasz.jeznach@linux.dev,
tjeznach@rivosinc.com, jgg@ziepe.ca, jgg@nvidia.com,
joro@8bytes.org, will@kernel.org, robin.murphy@arm.com,
pjw@kernel.org, palmer@dabbelt.com, kevin.tian@intel.com,
fangyu.yu@linux.alibaba.com
Subject: Re: [PATCH v6 10/16] irqchip/riscv-imsic: Add MSI address list
Date: Thu, 15 Oct 2026 23:33:22 +0200 [thread overview]
Message-ID: <87v772d4yl.ffs@fw13> (raw)
In-Reply-To: <CAAhSdy37AUsq0ixwiaGz5HwSJw+jTAonoCHG5Oi8h5=Hw+bXrw@mail.gmail.com>
On Fri, Sep 25 2026 at 21:21, Anup Patel wrote:
>> Signed-off-by: Andrew Jones <andrew.jones@oss.qualcomm.com>
>> Tested-by: Fangyu Yu <fangyu.yu@linux.alibaba.com>
>
> LGMT.
>
> Reviewed-by: Anup Patel <anup@brainfault.org>
> Acked-by: Anup Patel <anup@brainfault.org>
Can you make your mind up?
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
WARNING: multiple messages have this Message-ID (diff)
From: Thomas Gleixner <tglx@kernel.org>
To: Anup Patel <anup@brainfault.org>,
Andrew Jones <andrew.jones@oss.qualcomm.com>
Cc: linux-riscv@lists.infradead.org, iommu@lists.linux.dev,
linux-kernel@vger.kernel.org, tomasz.jeznach@linux.dev,
tjeznach@rivosinc.com, jgg@ziepe.ca, jgg@nvidia.com,
joro@8bytes.org, will@kernel.org, robin.murphy@arm.com,
pjw@kernel.org, palmer@dabbelt.com, kevin.tian@intel.com,
fangyu.yu@linux.alibaba.com
Subject: Re: [PATCH v6 10/16] irqchip/riscv-imsic: Add MSI address list
Date: Thu, 15 Oct 2026 23:33:22 +0200 [thread overview]
Message-ID: <87v772d4yl.ffs@fw13> (raw)
In-Reply-To: <CAAhSdy37AUsq0ixwiaGz5HwSJw+jTAonoCHG5Oi8h5=Hw+bXrw@mail.gmail.com>
On Fri, Sep 25 2026 at 21:21, Anup Patel wrote:
>> Signed-off-by: Andrew Jones <andrew.jones@oss.qualcomm.com>
>> Tested-by: Fangyu Yu <fangyu.yu@linux.alibaba.com>
>
> LGMT.
>
> Reviewed-by: Anup Patel <anup@brainfault.org>
> Acked-by: Anup Patel <anup@brainfault.org>
Can you make your mind up?
next prev parent reply other threads:[~2026-10-15 21:33 UTC|newest]
Thread overview: 76+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-25 15:16 [PATCH v6 00/16] iommu/riscv: Enable MSI remapping, IOMMU_DMA and VFIO Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-25 15:16 ` [PATCH v6 01/16] iommu/dma: Prepare MSI physical address lists Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-10-02 16:21 ` Robin Murphy
2026-10-02 16:21 ` Robin Murphy
2026-10-03 12:03 ` Andrew Jones
2026-10-03 12:03 ` Andrew Jones
2026-10-03 12:10 ` Jason Gunthorpe
2026-10-03 12:10 ` Jason Gunthorpe
2026-09-25 15:16 ` [PATCH v6 02/16] iommufd: Convert struct iommufd_sw_msi_maps to a growable bitmap Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-10-15 19:35 ` Jason Gunthorpe
2026-10-15 19:35 ` Jason Gunthorpe
2026-09-25 15:16 ` [PATCH v6 03/16] iommufd: Split software MSI map lookup and allocation Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-25 15:16 ` [PATCH v6 04/16] iommufd: Bound software MSI mappings to the reserved range Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-25 15:16 ` [PATCH v6 05/16] iommufd: Prepare software MSI maps for address lists Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-25 15:16 ` [PATCH v6 06/16] iommufd: Install software MSI map ranges atomically Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-25 15:16 ` [PATCH v6 07/16] iommufd: Prepare software MSI installation for address lists Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-28 10:23 ` Andrew Jones
2026-09-28 10:23 ` Andrew Jones
2026-09-25 15:16 ` [PATCH v6 08/16] iommu/dma: Introduce iommu_dma_prepare_msi_list() Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-25 15:16 ` [PATCH v6 09/16] iommu/riscv: Reserve an MSI IOVA window for iommufd Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-10-15 19:35 ` Jason Gunthorpe
2026-10-15 19:35 ` Jason Gunthorpe
2026-10-15 19:51 ` Nicolin Chen
2026-10-15 19:51 ` Nicolin Chen
2026-09-25 15:16 ` [PATCH v6 10/16] irqchip/riscv-imsic: Add MSI address list Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-25 15:51 ` Anup Patel
2026-09-25 15:51 ` Anup Patel
2026-10-15 21:33 ` Thomas Gleixner [this message]
2026-10-15 21:33 ` Thomas Gleixner
2026-09-28 3:27 ` Nutty.Liu
2026-09-28 3:27 ` Nutty.Liu
2026-09-28 10:20 ` Andrew Jones
2026-09-28 10:20 ` Andrew Jones
2026-10-15 21:32 ` Thomas Gleixner
2026-10-15 21:32 ` Thomas Gleixner
2026-09-25 15:16 ` [PATCH v6 11/16] irqchip/riscv-imsic: Support IOMMU MSI address lists Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-25 15:52 ` Anup Patel
2026-09-25 15:52 ` Anup Patel
2026-09-28 3:18 ` Nutty.Liu
2026-09-28 3:18 ` Nutty.Liu
2026-10-15 21:32 ` Thomas Gleixner
2026-10-15 21:32 ` Thomas Gleixner
2026-09-25 15:16 ` [PATCH v6 12/16] iommu/dma: Enable IOMMU_DMA for 64-bit RISC-V Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-28 3:17 ` Nutty.Liu
2026-09-28 3:17 ` Nutty.Liu
2026-09-25 15:16 ` [PATCH v6 13/16] vfio: enable IOMMU_TYPE1 for RISC-V Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-25 15:16 ` [PATCH v6 14/16] RISC-V: KVM: Enable KVM_VFIO interfaces on RISC-V arch Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-25 15:51 ` Anup Patel
2026-09-25 15:51 ` Anup Patel
2026-09-25 15:16 ` [PATCH v6 15/16] riscv: defconfig: Enable IOMMUFD and VFIO Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-28 3:17 ` Nutty.Liu
2026-09-28 3:17 ` Nutty.Liu
2026-09-25 15:16 ` [PATCH v6 16/16] selftests/vfio: Allow building on RISC-V Andrew Jones
2026-09-25 15:16 ` Andrew Jones
2026-09-28 3:16 ` Nutty.Liu
2026-09-28 3:16 ` Nutty.Liu
2026-09-28 10:24 ` [PATCH v6 00/16] iommu/riscv: Enable MSI remapping, IOMMU_DMA and VFIO Andrew Jones
2026-09-28 10:24 ` Andrew Jones
2026-10-15 19:35 ` Jason Gunthorpe
2026-10-15 19:35 ` Jason Gunthorpe
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=87v772d4yl.ffs@fw13 \
--to=tglx@kernel.org \
--cc=andrew.jones@oss.qualcomm.com \
--cc=anup@brainfault.org \
--cc=fangyu.yu@linux.alibaba.com \
--cc=iommu@lists.linux.dev \
--cc=jgg@nvidia.com \
--cc=jgg@ziepe.ca \
--cc=joro@8bytes.org \
--cc=kevin.tian@intel.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=pjw@kernel.org \
--cc=robin.murphy@arm.com \
--cc=tjeznach@rivosinc.com \
--cc=tomasz.jeznach@linux.dev \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.