From: Andi Shyti <andi.shyti@linux.intel.com>
To: Andrzej Hajda <andrzej.hajda@intel.com>
Cc: Intel GFX <intel-gfx@lists.freedesktop.org>,
Lucas De Marchi <lucas.demarchi@intel.com>,
DRI Devel <dri-devel@lists.freedesktop.org>,
Chris Wilson <chris@chris-wilson.co.uk>,
Matthew Auld <matthew.auld@intel.com>
Subject: Re: [Intel-gfx] [PATCH v5 6/7] drm/i915/gt: Create per-tile RPS sysfs interfaces
Date: Mon, 14 Mar 2022 01:09:06 +0200 [thread overview]
Message-ID: <Yi55kgmiKPy6AwrQ@intel.intel> (raw)
In-Reply-To: <50361e36-d07a-a471-1c5a-03cab9745129@intel.com>
Hi Andrzej,
[...]
> > +static ssize_t act_freq_mhz_show(struct device *dev,
> > + struct device_attribute *attr, char *buff)
> > +{
> > + s64 actual_freq = sysfs_gt_attribute_r_func(dev, attr,
> > + __act_freq_mhz_show);
> > +
> > + return sysfs_emit(buff, "%u\n", (u32) actual_freq);
>
> Again, variable can be just u32.
yes
[...]
> > +static int __boost_freq_mhz_store(struct intel_gt *gt, u32 val)
> > +{
> > + struct intel_rps *rps = >->rps;
> > + bool boost = false;
> > +
> > + /* Validate against (static) hardware limits */
> > + val = intel_freq_opcode(rps, val);
> > + if (val < rps->min_freq || val > rps->max_freq)
> > + return -EINVAL;
> > +
> > + mutex_lock(&rps->lock);
> > + if (val != rps->boost_freq) {
> > + rps->boost_freq = val;
> > + boost = atomic_read(&rps->num_waiters);
> > + }
> > + mutex_unlock(&rps->lock);
> > + if (boost)
> > + schedule_work(&rps->work);
> > +
> > + return 0;
>
> Why not intel_rps_set_boost_frequency?
> Why copy/paste from rps_set_boost_freq?
you are right... this must be some ugly leftover. Thanks!
[...]
> > +/* For now we have a static number of RP states */
> > +static ssize_t rps_rp_mhz_show(struct device *dev,
> > + struct device_attribute *attr,
> > + char *buff)
> > +{
> > + struct intel_gt *gt = intel_gt_sysfs_get_drvdata(dev, attr->attr.name);
> > + struct intel_rps *rps = >->rps;
> > + u32 val;
> > +
> > + if (attr == &dev_attr_gt_RP0_freq_mhz ||
> > + attr == &dev_attr_rps_RP0_freq_mhz) {
> > + val = intel_rps_get_rp0_frequency(rps);
> > + } else if (attr == &dev_attr_gt_RP1_freq_mhz ||
> > + attr == &dev_attr_rps_RP1_freq_mhz) {
> > + val = intel_rps_get_rp1_frequency(rps);
> > + } else if (attr == &dev_attr_gt_RPn_freq_mhz ||
> > + attr == &dev_attr_rps_RPn_freq_mhz) {
> > + val = intel_rps_get_rpn_frequency(rps);
> > + } else {
> > + GEM_WARN_ON(1);
> > + return -ENODEV;
>
> I guess this is not necessary, otherwise similar path should be in other
> helpers.
yeah... it's a bit hacky, I must agree... will split it properly.
[...]
Thanks,
Andi
WARNING: multiple messages have this Message-ID (diff)
From: Andi Shyti <andi.shyti@linux.intel.com>
To: Andrzej Hajda <andrzej.hajda@intel.com>
Cc: Abdiel Janulgue <abdiel.janulgue@gmail.com>,
Andi Shyti <andi.shyti@linux.intel.com>,
Tvrtko Ursulin <tvrtko.ursulin@intel.com>,
Intel GFX <intel-gfx@lists.freedesktop.org>,
Lucas De Marchi <lucas.demarchi@intel.com>,
DRI Devel <dri-devel@lists.freedesktop.org>,
Chris Wilson <chris@chris-wilson.co.uk>,
Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>,
Matthew Auld <matthew.auld@intel.com>,
Andi Shyti <andi@etezian.org>,
Sujaritha Sundaresan <sujaritha.sundaresan@intel.com>
Subject: Re: [PATCH v5 6/7] drm/i915/gt: Create per-tile RPS sysfs interfaces
Date: Mon, 14 Mar 2022 01:09:06 +0200 [thread overview]
Message-ID: <Yi55kgmiKPy6AwrQ@intel.intel> (raw)
In-Reply-To: <50361e36-d07a-a471-1c5a-03cab9745129@intel.com>
Hi Andrzej,
[...]
> > +static ssize_t act_freq_mhz_show(struct device *dev,
> > + struct device_attribute *attr, char *buff)
> > +{
> > + s64 actual_freq = sysfs_gt_attribute_r_func(dev, attr,
> > + __act_freq_mhz_show);
> > +
> > + return sysfs_emit(buff, "%u\n", (u32) actual_freq);
>
> Again, variable can be just u32.
yes
[...]
> > +static int __boost_freq_mhz_store(struct intel_gt *gt, u32 val)
> > +{
> > + struct intel_rps *rps = >->rps;
> > + bool boost = false;
> > +
> > + /* Validate against (static) hardware limits */
> > + val = intel_freq_opcode(rps, val);
> > + if (val < rps->min_freq || val > rps->max_freq)
> > + return -EINVAL;
> > +
> > + mutex_lock(&rps->lock);
> > + if (val != rps->boost_freq) {
> > + rps->boost_freq = val;
> > + boost = atomic_read(&rps->num_waiters);
> > + }
> > + mutex_unlock(&rps->lock);
> > + if (boost)
> > + schedule_work(&rps->work);
> > +
> > + return 0;
>
> Why not intel_rps_set_boost_frequency?
> Why copy/paste from rps_set_boost_freq?
you are right... this must be some ugly leftover. Thanks!
[...]
> > +/* For now we have a static number of RP states */
> > +static ssize_t rps_rp_mhz_show(struct device *dev,
> > + struct device_attribute *attr,
> > + char *buff)
> > +{
> > + struct intel_gt *gt = intel_gt_sysfs_get_drvdata(dev, attr->attr.name);
> > + struct intel_rps *rps = >->rps;
> > + u32 val;
> > +
> > + if (attr == &dev_attr_gt_RP0_freq_mhz ||
> > + attr == &dev_attr_rps_RP0_freq_mhz) {
> > + val = intel_rps_get_rp0_frequency(rps);
> > + } else if (attr == &dev_attr_gt_RP1_freq_mhz ||
> > + attr == &dev_attr_rps_RP1_freq_mhz) {
> > + val = intel_rps_get_rp1_frequency(rps);
> > + } else if (attr == &dev_attr_gt_RPn_freq_mhz ||
> > + attr == &dev_attr_rps_RPn_freq_mhz) {
> > + val = intel_rps_get_rpn_frequency(rps);
> > + } else {
> > + GEM_WARN_ON(1);
> > + return -ENODEV;
>
> I guess this is not necessary, otherwise similar path should be in other
> helpers.
yeah... it's a bit hacky, I must agree... will split it properly.
[...]
Thanks,
Andi
next prev parent reply other threads:[~2022-03-13 23:09 UTC|newest]
Thread overview: 83+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-02-17 14:41 [Intel-gfx] [PATCH v5 0/7] Introduce multitile support Andi Shyti
2022-02-17 14:41 ` Andi Shyti
2022-02-17 14:41 ` [Intel-gfx] [PATCH v5 1/7] drm/i915: Rename INTEL_REGION_LMEM with INTEL_REGION_LMEM_0 Andi Shyti
2022-02-17 14:41 ` Andi Shyti
2022-02-28 19:53 ` [Intel-gfx] " Michal Wajdeczko
2022-02-28 19:53 ` Michal Wajdeczko
2022-03-01 15:19 ` [Intel-gfx] " Andrzej Hajda
2022-03-01 15:19 ` Andrzej Hajda
2022-02-17 14:41 ` [Intel-gfx] [PATCH v5 2/7] drm/i915: Prepare for multiple GTs Andi Shyti
2022-02-17 14:41 ` Andi Shyti
2022-03-01 15:15 ` [Intel-gfx] " Andrzej Hajda
2022-03-01 15:15 ` Andrzej Hajda
2022-03-06 19:20 ` [Intel-gfx] " Andi Shyti
2022-03-06 19:20 ` Andi Shyti
2022-02-17 14:41 ` [Intel-gfx] [PATCH v5 3/7] drm/i915/gt: add gt_is_root() helper Andi Shyti
2022-02-17 14:41 ` Andi Shyti
2022-02-28 20:02 ` [Intel-gfx] " Michal Wajdeczko
2022-03-01 15:25 ` Andrzej Hajda
2022-03-06 19:23 ` Andi Shyti
2022-03-06 19:23 ` Andi Shyti
2022-02-17 14:41 ` [Intel-gfx] [PATCH v5 4/7] drm/i915/gt: create per-tile sysfs interface Andi Shyti
2022-02-17 14:41 ` Andi Shyti
2022-03-02 16:57 ` [Intel-gfx] " Andrzej Hajda
2022-03-02 16:57 ` Andrzej Hajda
2022-03-06 23:04 ` [Intel-gfx] " Andi Shyti
2022-03-06 23:04 ` Andi Shyti
2022-03-07 20:25 ` [Intel-gfx] " Andrzej Hajda
2022-03-07 20:25 ` Andrzej Hajda
2022-03-13 19:45 ` [Intel-gfx] " Andi Shyti
2022-03-13 19:45 ` Andi Shyti
2022-03-13 21:30 ` [Intel-gfx] " Andi Shyti
2022-03-13 21:30 ` Andi Shyti
2022-03-14 12:08 ` [Intel-gfx] " Andrzej Hajda
2022-03-14 12:08 ` Andrzej Hajda
2022-02-17 14:41 ` [Intel-gfx] [PATCH v5 5/7] drm/i915/gt: Create per-tile RC6 " Andi Shyti
2022-02-17 14:41 ` Andi Shyti
2022-02-17 15:34 ` [Intel-gfx] " Tvrtko Ursulin
2022-02-17 15:53 ` Andi Shyti
2022-02-17 15:53 ` Andi Shyti
2022-02-18 9:12 ` Tvrtko Ursulin
2022-02-18 9:21 ` Andi Shyti
2022-02-18 9:21 ` Andi Shyti
2022-02-18 10:46 ` Joonas Lahtinen
2022-02-21 17:12 ` Tvrtko Ursulin
2022-02-22 8:57 ` Andi Shyti
2022-02-22 8:57 ` Andi Shyti
2022-11-07 0:08 ` Dixit, Ashutosh
2022-11-07 0:08 ` Dixit, Ashutosh
2022-02-17 20:49 ` kernel test robot
2022-02-17 20:49 ` kernel test robot
2022-02-17 23:53 ` kernel test robot
2022-02-17 23:53 ` kernel test robot
2022-02-17 23:53 ` kernel test robot
2022-03-03 10:19 ` Andrzej Hajda
2022-03-03 10:19 ` Andrzej Hajda
2022-03-13 22:15 ` [Intel-gfx] " Andi Shyti
2022-03-13 22:15 ` Andi Shyti
2022-02-17 14:41 ` [Intel-gfx] [PATCH v5 6/7] drm/i915/gt: Create per-tile RPS sysfs interfaces Andi Shyti
2022-02-17 14:41 ` Andi Shyti
2022-02-17 19:47 ` [Intel-gfx] " kernel test robot
2022-02-17 19:47 ` kernel test robot
2022-03-03 10:55 ` Andrzej Hajda
2022-03-03 10:55 ` Andrzej Hajda
2022-03-13 23:09 ` Andi Shyti [this message]
2022-03-13 23:09 ` Andi Shyti
2022-02-17 14:41 ` [Intel-gfx] [PATCH v5 7/7] drm/i915/gt: Adding new sysfs frequency attributes Andi Shyti
2022-02-17 14:41 ` Andi Shyti
2022-02-17 15:45 ` [Intel-gfx] " Andi Shyti
2022-02-17 15:45 ` Andi Shyti
2022-02-17 17:06 ` [Intel-gfx] " Sundaresan, Sujaritha
2022-02-17 17:06 ` Sundaresan, Sujaritha
2022-02-28 20:37 ` [Intel-gfx] " Michal Wajdeczko
2022-02-28 20:37 ` Michal Wajdeczko
2022-03-14 0:38 ` [Intel-gfx] " Andi Shyti
2022-03-14 0:38 ` Andi Shyti
2022-03-14 1:32 ` [Intel-gfx] " Sundaresan, Sujaritha
2022-03-14 1:32 ` Sundaresan, Sujaritha
2022-03-03 11:17 ` [Intel-gfx] " Andrzej Hajda
2022-03-03 11:17 ` Andrzej Hajda
2022-02-17 23:12 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for Introduce multitile support Patchwork
2022-02-17 23:13 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-02-17 23:40 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2022-02-17 23:40 ` [Intel-gfx] ✗ Fi.CI.BUILD: warning " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=Yi55kgmiKPy6AwrQ@intel.intel \
--to=andi.shyti@linux.intel.com \
--cc=andrzej.hajda@intel.com \
--cc=chris@chris-wilson.co.uk \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=lucas.demarchi@intel.com \
--cc=matthew.auld@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.