All of lore.kernel.org
 help / color / mirror / Atom feed
From: Jisheng Zhang <jszhang@kernel.org>
To: Conor Dooley <conor@kernel.org>
Cc: Thomas Gleixner <tglx@linutronix.de>,
	Marc Zyngier <maz@kernel.org>, Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
	linux-riscv@lists.infradead.org, Guo Ren <guoren@kernel.org>
Subject: Re: [PATCH 5/5] MAINTAINERS: add entry for T-HEAD RISC-V SoC
Date: Tue, 9 May 2023 00:17:52 +0800	[thread overview]
Message-ID: <ZFkgsHGvEIxGDxXv@xhacker> (raw)
In-Reply-To: <20230507-woof-eldercare-f1323b10bde6@spud>

On Sun, May 07, 2023 at 10:21:26PM +0100, Conor Dooley wrote:
> Hey Jisheng,

Hi Conor,

> 
> On Mon, May 08, 2023 at 02:23:04AM +0800, Jisheng Zhang wrote:
> > I would like to temporarily maintain the T-HEAD RISC-V SoC support.
> 
> What does "temporarily" mean?

I got a Lichee Pi 4A board, and want to mainline its support. Sending
the new dts patches needs to touch MAINTAINERS entry, so I added it.
But I expected an experienced people from T-HEAD, with many
kernel contribuitions in the past, will take the maintainership
finally, for example, Ren Guo. He knew this SoC better than me.

_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

WARNING: multiple messages have this Message-ID (diff)
From: Jisheng Zhang <jszhang@kernel.org>
To: Conor Dooley <conor@kernel.org>
Cc: Thomas Gleixner <tglx@linutronix.de>,
	Marc Zyngier <maz@kernel.org>, Rob Herring <robh+dt@kernel.org>,
	Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
	linux-riscv@lists.infradead.org, Guo Ren <guoren@kernel.org>
Subject: Re: [PATCH 5/5] MAINTAINERS: add entry for T-HEAD RISC-V SoC
Date: Tue, 9 May 2023 00:17:52 +0800	[thread overview]
Message-ID: <ZFkgsHGvEIxGDxXv@xhacker> (raw)
In-Reply-To: <20230507-woof-eldercare-f1323b10bde6@spud>

On Sun, May 07, 2023 at 10:21:26PM +0100, Conor Dooley wrote:
> Hey Jisheng,

Hi Conor,

> 
> On Mon, May 08, 2023 at 02:23:04AM +0800, Jisheng Zhang wrote:
> > I would like to temporarily maintain the T-HEAD RISC-V SoC support.
> 
> What does "temporarily" mean?

I got a Lichee Pi 4A board, and want to mainline its support. Sending
the new dts patches needs to touch MAINTAINERS entry, so I added it.
But I expected an experienced people from T-HEAD, with many
kernel contribuitions in the past, will take the maintainership
finally, for example, Ren Guo. He knew this SoC better than me.

  reply	other threads:[~2023-05-08 16:29 UTC|newest]

Thread overview: 74+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-05-07 18:22 [PATCH 0/5] Add Sipeed Lichee Pi 4A RISC-V board support Jisheng Zhang
2023-05-07 18:22 ` Jisheng Zhang
2023-05-07 18:23 ` [PATCH 1/5] irqchip/sifive-plic: Support T-HEAD's C910 PLIC Jisheng Zhang
2023-05-07 18:23   ` Jisheng Zhang
2023-05-07 21:18   ` Conor Dooley
2023-05-07 21:18     ` Conor Dooley
2023-05-08  3:14   ` Icenowy Zheng
2023-05-08  3:14     ` Icenowy Zheng
2023-05-08  6:52   ` Guo Ren
2023-05-08  6:52     ` Guo Ren
2023-05-08  7:07     ` Conor Dooley
2023-05-08  7:07       ` Conor Dooley
2023-05-08 16:09     ` Jisheng Zhang
2023-05-08 16:09       ` Jisheng Zhang
2023-05-08  9:17   ` Krzysztof Kozlowski
2023-05-08  9:17     ` Krzysztof Kozlowski
2023-05-07 18:23 ` [PATCH 2/5] riscv: Add the T-HEAD SoC family Kconfig option Jisheng Zhang
2023-05-07 18:23   ` Jisheng Zhang
2023-05-07 21:22   ` Conor Dooley
2023-05-07 21:22     ` Conor Dooley
2023-05-08  6:42     ` Guo Ren
2023-05-08  6:42       ` Guo Ren
2023-05-08  6:52       ` Conor Dooley
2023-05-08  6:52         ` Conor Dooley
2023-05-08  6:58         ` Guo Ren
2023-05-08  6:58           ` Guo Ren
2023-05-08  7:04           ` Conor Dooley
2023-05-08  7:04             ` Conor Dooley
2023-05-07 18:23 ` [PATCH 3/5] riscv: dts: add initial T-HEAD light SoC device tree Jisheng Zhang
2023-05-07 18:23   ` Jisheng Zhang
2023-05-07 21:35   ` Conor Dooley
2023-05-07 21:35     ` Conor Dooley
2023-05-08  3:32     ` Icenowy Zheng
2023-05-08  3:32       ` Icenowy Zheng
2023-05-08  7:01       ` Conor Dooley
2023-05-08  7:01         ` Conor Dooley
2023-05-08  8:23       ` Heiko Stübner
2023-05-08  8:23         ` Heiko Stübner
2023-05-08  8:35         ` Conor Dooley
2023-05-08  8:35           ` Conor Dooley
2023-05-08 15:56           ` Heiko Stübner
2023-05-08 15:56             ` Heiko Stübner
2023-05-08 16:26     ` Jisheng Zhang
2023-05-08 16:26       ` Jisheng Zhang
2023-05-08 16:44       ` Conor Dooley
2023-05-08 16:44         ` Conor Dooley
2023-05-08 17:09         ` Heiko Stübner
2023-05-08 17:09           ` Heiko Stübner
2023-05-21 15:37         ` Guo Ren
2023-05-21 15:37           ` Guo Ren
2023-05-21 17:08           ` Conor Dooley
2023-05-21 17:08             ` Conor Dooley
2023-05-22  1:36             ` Guo Ren
2023-05-22  1:36               ` Guo Ren
2023-05-08  9:20   ` Krzysztof Kozlowski
2023-05-08  9:20     ` Krzysztof Kozlowski
2023-05-07 18:23 ` [PATCH 4/5] riscv: dts: thead: add sipeed Lichee Pi 4A board " Jisheng Zhang
2023-05-07 18:23   ` Jisheng Zhang
2023-05-07 21:27   ` Conor Dooley
2023-05-07 21:27     ` Conor Dooley
2023-05-08  6:44   ` Guo Ren
2023-05-08  6:44     ` Guo Ren
2023-05-07 18:23 ` [PATCH 5/5] MAINTAINERS: add entry for T-HEAD RISC-V SoC Jisheng Zhang
2023-05-07 18:23   ` Jisheng Zhang
2023-05-07 21:21   ` Conor Dooley
2023-05-07 21:21     ` Conor Dooley
2023-05-08 16:17     ` Jisheng Zhang [this message]
2023-05-08 16:17       ` Jisheng Zhang
2023-05-08 17:23       ` Conor Dooley
2023-05-08 17:23         ` Conor Dooley
2023-05-08  6:22   ` Guo Ren
2023-05-08  6:22     ` Guo Ren
2023-05-08  6:16 ` [PATCH 0/5] Add Sipeed Lichee Pi 4A RISC-V board support Guo Ren
2023-05-08  6:16   ` Guo Ren

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=ZFkgsHGvEIxGDxXv@xhacker \
    --to=jszhang@kernel.org \
    --cc=aou@eecs.berkeley.edu \
    --cc=conor+dt@kernel.org \
    --cc=conor@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=guoren@kernel.org \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=maz@kernel.org \
    --cc=palmer@dabbelt.com \
    --cc=paul.walmsley@sifive.com \
    --cc=robh+dt@kernel.org \
    --cc=tglx@linutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.