From: Huang Rui <ray.huang-5C7GfCeVMHo@public.gmane.org>
To: Alex Deucher <alexdeucher-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
Cc: Evan Quan <evan.quan-5C7GfCeVMHo@public.gmane.org>,
amd-gfx list
<amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org>
Subject: Re: [PATCH 05/10] drm/amdgpu: drop mmRLC_PG_CNTL clear
Date: Fri, 6 Jul 2018 18:04:31 +0800 [thread overview]
Message-ID: <20180706100431.GB1267@hr-amur2> (raw)
In-Reply-To: <CADnq5_Mkjuj9hLahht=s70wwXKNqnRcaFMJNjOjR8HSh_DWpUw-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
On Thu, Jul 05, 2018 at 11:33:52AM -0400, Alex Deucher wrote:
> On Thu, Jul 5, 2018 at 5:09 AM, Evan Quan <evan.quan@amd.com> wrote:
> > This may break gfxoff support since this register will
> > be set by smc fw(for vega12, that's the case).
> >
>
> It took me a second to understand what you meant here. Might be
> worthwhile to clarify with something like:
> SMU owns this register so the driver should not set it to avoid breaking gfxoff.
>
Agree. Actually, it cleared Ultra_Low_Voltage_Enable bit of mmRLC_PG_CNTL,
that caused gfxoff break before. We should have explained clearly here. :-)
Thanks,
Ray
> With that fixed up:
> Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
>
> Alex
>
> > Change-Id: Id3108c63634a2f941289021bfbd78588c0f6c4d6
> > Signed-off-by: Evan Quan <evan.quan@amd.com>
> > ---
> > drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c | 3 ---
> > 1 file changed, 3 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
> > index 8d870d4f8414..3a75641a071d 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c
> > @@ -2290,9 +2290,6 @@ static int gfx_v9_0_rlc_resume(struct amdgpu_device *adev)
> > /* disable CG */
> > WREG32_SOC15(GC, 0, mmRLC_CGCG_CGLS_CTRL, 0);
> >
> > - /* disable PG */
> > - WREG32_SOC15(GC, 0, mmRLC_PG_CNTL, 0);
> > -
> > gfx_v9_0_rlc_reset(adev);
> >
> > gfx_v9_0_init_pg(adev);
> > --
> > 2.18.0
> >
> > _______________________________________________
> > amd-gfx mailing list
> > amd-gfx@lists.freedesktop.org
> > https://lists.freedesktop.org/mailman/listinfo/amd-gfx
> _______________________________________________
> amd-gfx mailing list
> amd-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/amd-gfx
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
next prev parent reply other threads:[~2018-07-06 10:04 UTC|newest]
Thread overview: 35+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-07-05 9:09 [PATCH 01/10] drm/amdgpu: pin the csb buffer on hw init Evan Quan
[not found] ` <20180705090935.9638-1-evan.quan-5C7GfCeVMHo@public.gmane.org>
2018-07-05 9:09 ` [PATCH 02/10] drm/amdgpu: init CSIB regardless of rlc version and pg status Evan Quan
[not found] ` <20180705090935.9638-2-evan.quan-5C7GfCeVMHo@public.gmane.org>
2018-07-09 3:56 ` Quan, Evan
[not found] ` <SN6PR12MB265670B1B3AAC47773CBA7A9E4440-kxOKjb6HO/FeL/N0e1LXkAdYzm3356FpvxpqHgZTriW3zl9H0oFU5g@public.gmane.org>
2018-07-10 17:17 ` Alex Deucher
2018-07-05 9:09 ` [PATCH 03/10] drm/amdgpu: init rlc save restore as long as the lists exist Evan Quan
[not found] ` <20180705090935.9638-3-evan.quan-5C7GfCeVMHo@public.gmane.org>
2018-07-05 15:19 ` Huang Rui
2018-07-06 9:14 ` Quan, Evan
2018-07-06 10:14 ` Huang Rui
2018-07-09 3:46 ` Quan, Evan
2018-07-05 9:09 ` [PATCH 04/10] drm/amdgpu: correct direct reg list length for v2_0 rlc Evan Quan
[not found] ` <20180705090935.9638-4-evan.quan-5C7GfCeVMHo@public.gmane.org>
2018-07-05 15:06 ` Huang Rui
2018-07-09 4:00 ` Quan, Evan
2018-07-05 9:09 ` [PATCH 05/10] drm/amdgpu: drop mmRLC_PG_CNTL clear Evan Quan
[not found] ` <20180705090935.9638-5-evan.quan-5C7GfCeVMHo@public.gmane.org>
2018-07-05 15:07 ` Huang Rui
2018-07-05 15:33 ` Alex Deucher
[not found] ` <CADnq5_Mkjuj9hLahht=s70wwXKNqnRcaFMJNjOjR8HSh_DWpUw-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-07-06 10:04 ` Huang Rui [this message]
2018-07-05 9:09 ` [PATCH 06/10] drm/amdgpu: no touch for the reserved bit of RLC_CGTT_MGCG_OVERRIDE Evan Quan
[not found] ` <20180705090935.9638-6-evan.quan-5C7GfCeVMHo@public.gmane.org>
2018-07-09 4:06 ` Quan, Evan
[not found] ` <SN6PR12MB2656F298CDBE1A2607BA5B36E4440-kxOKjb6HO/FeL/N0e1LXkAdYzm3356FpvxpqHgZTriW3zl9H0oFU5g@public.gmane.org>
2018-07-10 17:18 ` Alex Deucher
2018-07-05 9:09 ` [PATCH 07/10] drm/amdgpu: reduce the idle period that RLC has to wait before request CGCG Evan Quan
[not found] ` <20180705090935.9638-7-evan.quan-5C7GfCeVMHo@public.gmane.org>
2018-07-09 4:06 ` Quan, Evan
[not found] ` <SN6PR12MB2656009EA5F895E6F2B399B5E4440-kxOKjb6HO/FeL/N0e1LXkAdYzm3356FpvxpqHgZTriW3zl9H0oFU5g@public.gmane.org>
2018-07-10 17:19 ` Alex Deucher
[not found] ` <CADnq5_NhmSk62EE3VG+V-=9M-pWZo-jJzzrLKL_K0By2_OaQ7g-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-07-11 6:44 ` Quan, Evan
2018-07-05 9:09 ` [PATCH 08/10] drm/amdgpu: use the accessible target rlc safe mode Apis directly Evan Quan
[not found] ` <20180705090935.9638-8-evan.quan-5C7GfCeVMHo@public.gmane.org>
2018-07-09 4:08 ` Quan, Evan
[not found] ` <SN6PR12MB26569BE03C4B86F63E161B94E4440-kxOKjb6HO/FeL/N0e1LXkAdYzm3356FpvxpqHgZTriW3zl9H0oFU5g@public.gmane.org>
2018-07-10 17:23 ` Alex Deucher
[not found] ` <CADnq5_OkzpNCaGBNsB5uOCutr9+m6szm6O6QpmkoEvBSh7Ux5A-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-07-11 6:44 ` Quan, Evan
2018-07-05 9:09 ` [PATCH 09/10] drm/amd/powerplay: add vega12 SMU gfxoff support Evan Quan
[not found] ` <20180705090935.9638-9-evan.quan-5C7GfCeVMHo@public.gmane.org>
2018-07-05 15:21 ` Huang Rui
2018-07-05 9:09 ` [PATCH 10/10] drm/amd/powerplay: no need to mask workable gfxoff feature for vega12 Evan Quan
[not found] ` <20180705090935.9638-10-evan.quan-5C7GfCeVMHo@public.gmane.org>
2018-07-09 4:36 ` Quan, Evan
[not found] ` <SN6PR12MB2656713C37BA977A41CB04CEE4440-kxOKjb6HO/FeL/N0e1LXkAdYzm3356FpvxpqHgZTriW3zl9H0oFU5g@public.gmane.org>
2018-07-10 17:24 ` Alex Deucher
2018-07-05 15:25 ` [PATCH 01/10] drm/amdgpu: pin the csb buffer on hw init Huang Rui
2018-07-05 15:25 ` Alex Deucher
[not found] ` <CADnq5_ObbDpsjt1-gC5oOJLe-89jU2L1VBs4sOr1-4tgq8n=3Q-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org>
2018-07-06 9:10 ` Quan, Evan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180706100431.GB1267@hr-amur2 \
--to=ray.huang-5c7gfcevmho@public.gmane.org \
--cc=alexdeucher-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org \
--cc=amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW@public.gmane.org \
--cc=evan.quan-5C7GfCeVMHo@public.gmane.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox