From: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>
To: Claudiu Beznea <claudiu.beznea@kernel.org>
Cc: vkoul@kernel.org, Frank.Li@kernel.org, lgirdwood@gmail.com,
broonie@kernel.org, perex@perex.cz, tiwai@suse.com,
biju.das.jz@bp.renesas.com,
prabhakar.mahadev-lad.rj@bp.renesas.com, p.zabel@pengutronix.de,
geert+renesas@glider.be, kuninori.morimoto.gx@renesas.com,
long.luu.ur@renesas.com, claudiu.beznea@tuxon.dev,
dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-sound@vger.kernel.org, linux-renesas-soc@vger.kernel.org,
Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>,
John Madieu <john.madieu.xa@bp.renesas.com>
Subject: Re: [PATCH v6 09/18] dmaengine: sh: rz-dmac: Use virt-dma APIs for channel descriptor processing
Date: Thu, 28 May 2026 15:49:30 +0200 [thread overview]
Message-ID: <ahhH6vSmdX7Aca1N@tom-desktop> (raw)
In-Reply-To: <20260526084710.3491480-10-claudiu.beznea@kernel.org>
On Tue, May 26, 2026 at 11:47:01AM +0300, Claudiu Beznea wrote:
> From: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
>
> The driver used a mix of virt-dma APIs and driver specific logic to
> process descriptors. It maintained three internal queues: ld_free,
> ld_queue, and ld_active as follows:
> - ld_free: stores the descriptors pre-allocated at probe time
> - ld_queue: stores descriptors after they are taken from ld_free and
> prepared. At the same time, vchan_tx_prep() queues them to
> vc->desc_allocated. The vc->desc_allocated list is then checked in
> rz_dmac_issue_pending() and rz_dmac_irq_handler_thread() before
> starting a new transfer via rz_dmac_xfer_desc(). In turn,
> rz_dmac_xfer_desc() grabs the next descriptor from vc->desc_issued and
> submits it for transfer
> - ld_active: stores the descriptors currently being transferred
>
> The interrupt handler moved a completed descriptor to ld_free before
> invoking its completion callback. Once returned to ld_free, the
> descriptor can be reused to prepare a new transfer. In theory, this
> means the descriptor could be re-prepared before its completion
> callback is called.
>
> Commit fully back the driver by the virt-dma APIs. With this, only ld_free
> need to be kept to track how many free descriptors are available. This
> is now done as follows:
> - the prepare stage removes the first descriptor from the ld_free and
> prepares it
> - the completion calls for it vc->desc_free() (rz_dmac_virt_desc_free())
> which re-adds the descriptor at the end of ld_free
>
> With this, the critical areas in prepare callbacks were minimized to only
> getting the descriptor from the ld_free list.
>
> Introduce struct rz_dmac_chan::desc to keep track of the currently
> transferred descriptor. It is cleared in rz_dmac_terminate_all(),
> referenced from rz_dmac_issue_pending() to determine whether a new transfer
> can be started, and from rz_dmac_irq_handler_thread() once a descriptor has
> completed. Finally, the rz_dmac_device_synchronize() was updated with
> vchan_synchronize() call to ensure the terminated descriptor is freed and
> the tasklet is killed.
>
> With this, residue computation is also simplified, as it can now be
> handled entirely through the virt-dma APIs.
>
> The spin_lock/unlock operations from rz_dmac_irq_handler_thread() were
> replaced by guard as the final code after rework is simpler this way.
>
> As subsequent commits will set the Link End bit on the last descriptor
> of a transfer, rz_dmac_enable_hw() is also adjusted as part of the full
> conversion to virt-dma APIs. It no longer checks the channel enable
> status itself; instead, its callers verify whether the channel is
> enabled and whether the previous transfer has completed before starting
> a new one.
>
Tested-by: Tommaso Merciai <tommaso.merciai.xr@bp.renesas.com>
> Tested-by: John Madieu <john.madieu.xa@bp.renesas.com>
> Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com>
> ---
>
> Changes in v6:
> - updated patch description as suggested in the review process
> - collected tags
>
> Changes in v5:
> - none
>
> Changes in v4:
> - in rz_dmac_tx_status(): return DMA_PAUSED if the channel is paused;
> call rz_dmac_chan_get_residue() only if status is not complete
>
> Changes in v3:
> - none, this patch is new
>
> drivers/dma/sh/rz-dmac.c | 233 +++++++++++++++------------------------
> 1 file changed, 86 insertions(+), 147 deletions(-)
>
> diff --git a/drivers/dma/sh/rz-dmac.c b/drivers/dma/sh/rz-dmac.c
> index 217657513fa7..1f884ec101f8 100644
> --- a/drivers/dma/sh/rz-dmac.c
> +++ b/drivers/dma/sh/rz-dmac.c
> @@ -79,8 +79,6 @@ struct rz_dmac_chan {
> int mid_rid;
>
> struct list_head ld_free;
> - struct list_head ld_queue;
> - struct list_head ld_active;
>
> struct {
> struct rz_lmdesc *base;
> @@ -299,7 +297,6 @@ static void rz_dmac_enable_hw(struct rz_dmac_chan *channel)
> struct rz_dmac *dmac = to_rz_dmac(chan->device);
> u32 nxla;
> u32 chctrl;
> - u32 chstat;
>
> dev_dbg(dmac->dev, "%s channel %d\n", __func__, channel->index);
>
> @@ -307,14 +304,11 @@ static void rz_dmac_enable_hw(struct rz_dmac_chan *channel)
>
> nxla = rz_dmac_lmdesc_addr(channel, channel->lmdesc.head);
>
> - chstat = rz_dmac_ch_readl(channel, CHSTAT, 1);
> - if (!(chstat & CHSTAT_EN)) {
> - chctrl = (channel->chctrl | CHCTRL_SETEN);
> - rz_dmac_ch_writel(channel, nxla, NXLA, 1);
> - rz_dmac_ch_writel(channel, channel->chcfg, CHCFG, 1);
> - rz_dmac_ch_writel(channel, CHCTRL_SWRST, CHCTRL, 1);
> - rz_dmac_ch_writel(channel, chctrl, CHCTRL, 1);
> - }
> + chctrl = (channel->chctrl | CHCTRL_SETEN);
> + rz_dmac_ch_writel(channel, nxla, NXLA, 1);
> + rz_dmac_ch_writel(channel, channel->chcfg, CHCFG, 1);
> + rz_dmac_ch_writel(channel, CHCTRL_SWRST, CHCTRL, 1);
> + rz_dmac_ch_writel(channel, chctrl, CHCTRL, 1);
> }
>
> static void rz_dmac_disable_hw(struct rz_dmac_chan *channel)
> @@ -426,18 +420,20 @@ static void rz_dmac_prepare_descs_for_slave_sg(struct rz_dmac_chan *channel)
> channel->chctrl = CHCTRL_SETEN;
> }
>
> -static int rz_dmac_xfer_desc(struct rz_dmac_chan *chan)
> +static void rz_dmac_xfer_desc(struct rz_dmac_chan *chan)
> {
> - struct rz_dmac_desc *d = chan->desc;
> struct virt_dma_desc *vd;
>
> vd = vchan_next_desc(&chan->vc);
> - if (!vd)
> - return 0;
> + if (!vd) {
> + chan->desc = NULL;
> + return;
> + }
>
> list_del(&vd->node);
> + chan->desc = to_rz_dmac_desc(vd);
>
> - switch (d->type) {
> + switch (chan->desc->type) {
> case RZ_DMAC_DESC_MEMCPY:
> rz_dmac_prepare_desc_for_memcpy(chan);
> break;
> @@ -445,14 +441,9 @@ static int rz_dmac_xfer_desc(struct rz_dmac_chan *chan)
> case RZ_DMAC_DESC_SLAVE_SG:
> rz_dmac_prepare_descs_for_slave_sg(chan);
> break;
> -
> - default:
> - return -EINVAL;
> }
>
> rz_dmac_enable_hw(chan);
> -
> - return 0;
> }
>
> /*
> @@ -494,8 +485,6 @@ static void rz_dmac_free_chan_resources(struct dma_chan *chan)
> rz_lmdesc_setup(channel, channel->lmdesc.base);
>
> rz_dmac_disable_hw(channel);
> - list_splice_tail_init(&channel->ld_active, &channel->ld_free);
> - list_splice_tail_init(&channel->ld_queue, &channel->ld_free);
>
> if (channel->mid_rid >= 0) {
> clear_bit(channel->mid_rid, dmac->modules);
> @@ -504,13 +493,19 @@ static void rz_dmac_free_chan_resources(struct dma_chan *chan)
>
> spin_unlock_irqrestore(&channel->vc.lock, flags);
>
> + vchan_free_chan_resources(&channel->vc);
> +
> + spin_lock_irqsave(&channel->vc.lock, flags);
> +
> list_for_each_entry_safe(desc, _desc, &channel->ld_free, node) {
> + list_del(&desc->node);
> kfree(desc);
> channel->descs_allocated--;
> }
>
> INIT_LIST_HEAD(&channel->ld_free);
> - vchan_free_chan_resources(&channel->vc);
> +
> + spin_unlock_irqrestore(&channel->vc.lock, flags);
> }
>
> static struct dma_async_tx_descriptor *
> @@ -529,15 +524,15 @@ rz_dmac_prep_dma_memcpy(struct dma_chan *chan, dma_addr_t dest, dma_addr_t src,
> if (!desc)
> return NULL;
>
> - desc->type = RZ_DMAC_DESC_MEMCPY;
> - desc->src = src;
> - desc->dest = dest;
> - desc->len = len;
> - desc->direction = DMA_MEM_TO_MEM;
> -
> - list_move_tail(channel->ld_free.next, &channel->ld_queue);
> + list_del(&desc->node);
> }
>
> + desc->type = RZ_DMAC_DESC_MEMCPY;
> + desc->src = src;
> + desc->dest = dest;
> + desc->len = len;
> + desc->direction = DMA_MEM_TO_MEM;
> +
> return vchan_tx_prep(&channel->vc, &desc->vd, flags);
> }
>
> @@ -558,22 +553,22 @@ rz_dmac_prep_slave_sg(struct dma_chan *chan, struct scatterlist *sgl,
> if (!desc)
> return NULL;
>
> - for_each_sg(sgl, sg, sg_len, i)
> - dma_length += sg_dma_len(sg);
> + list_del(&desc->node);
> + }
>
> - desc->type = RZ_DMAC_DESC_SLAVE_SG;
> - desc->sg = sgl;
> - desc->sgcount = sg_len;
> - desc->len = dma_length;
> - desc->direction = direction;
> + for_each_sg(sgl, sg, sg_len, i)
> + dma_length += sg_dma_len(sg);
>
> - if (direction == DMA_DEV_TO_MEM)
> - desc->src = channel->src_per_address;
> - else
> - desc->dest = channel->dst_per_address;
> + desc->type = RZ_DMAC_DESC_SLAVE_SG;
> + desc->sg = sgl;
> + desc->sgcount = sg_len;
> + desc->len = dma_length;
> + desc->direction = direction;
>
> - list_move_tail(channel->ld_free.next, &channel->ld_queue);
> - }
> + if (direction == DMA_DEV_TO_MEM)
> + desc->src = channel->src_per_address;
> + else
> + desc->dest = channel->dst_per_address;
>
> return vchan_tx_prep(&channel->vc, &desc->vd, flags);
> }
> @@ -588,8 +583,11 @@ static int rz_dmac_terminate_all(struct dma_chan *chan)
> rz_dmac_disable_hw(channel);
> rz_lmdesc_setup(channel, channel->lmdesc.base);
>
> - list_splice_tail_init(&channel->ld_active, &channel->ld_free);
> - list_splice_tail_init(&channel->ld_queue, &channel->ld_free);
> + if (channel->desc) {
> + vchan_terminate_vdesc(&channel->desc->vd);
> + channel->desc = NULL;
> + }
> +
> vchan_get_all_descriptors(&channel->vc, &head);
> spin_unlock_irqrestore(&channel->vc.lock, flags);
> vchan_dma_desc_free_list(&channel->vc, &head);
> @@ -600,25 +598,16 @@ static int rz_dmac_terminate_all(struct dma_chan *chan)
> static void rz_dmac_issue_pending(struct dma_chan *chan)
> {
> struct rz_dmac_chan *channel = to_rz_dmac_chan(chan);
> - struct rz_dmac *dmac = to_rz_dmac(chan->device);
> - struct rz_dmac_desc *desc;
> unsigned long flags;
>
> spin_lock_irqsave(&channel->vc.lock, flags);
>
> - if (!list_empty(&channel->ld_queue)) {
> - desc = list_first_entry(&channel->ld_queue,
> - struct rz_dmac_desc, node);
> - channel->desc = desc;
> - if (vchan_issue_pending(&channel->vc)) {
> - if (rz_dmac_xfer_desc(channel) < 0)
> - dev_warn(dmac->dev, "ch: %d couldn't issue DMA xfer\n",
> - channel->index);
> - else
> - list_move_tail(channel->ld_queue.next,
> - &channel->ld_active);
> - }
> - }
> + /*
> + * Issue the descriptor. If another transfer is already in progress, the
> + * issued descriptor will be handled after the current transfer finishes.
> + */
> + if (vchan_issue_pending(&channel->vc) && !channel->desc)
> + rz_dmac_xfer_desc(channel);
>
> spin_unlock_irqrestore(&channel->vc.lock, flags);
> }
> @@ -676,13 +665,13 @@ static int rz_dmac_config(struct dma_chan *chan,
>
> static void rz_dmac_virt_desc_free(struct virt_dma_desc *vd)
> {
> - /*
> - * Place holder
> - * Descriptor allocation is done during alloc_chan_resources and
> - * get freed during free_chan_resources.
> - * list is used to manage the descriptors and avoid any memory
> - * allocation/free during DMA read/write.
> - */
> + struct rz_dmac_chan *channel = to_rz_dmac_chan(vd->tx.chan);
> + struct virt_dma_chan *vc = to_virt_chan(vd->tx.chan);
> + struct rz_dmac_desc *desc = to_rz_dmac_desc(vd);
> +
> + guard(spinlock_irqsave)(&vc->lock);
> +
> + list_add_tail(&desc->node, &channel->ld_free);
> }
>
> static void rz_dmac_device_synchronize(struct dma_chan *chan)
> @@ -692,6 +681,8 @@ static void rz_dmac_device_synchronize(struct dma_chan *chan)
> u32 chstat;
> int ret;
>
> + vchan_synchronize(&channel->vc);
> +
> ret = read_poll_timeout(rz_dmac_ch_readl, chstat, !(chstat & CHSTAT_EN),
> 100, 100000, false, channel, CHSTAT, 1);
> if (ret < 0)
> @@ -739,58 +730,22 @@ static u32 rz_dmac_calculate_residue_bytes_in_vd(struct rz_dmac_chan *channel,
> static u32 rz_dmac_chan_get_residue(struct rz_dmac_chan *channel,
> dma_cookie_t cookie)
> {
> - struct rz_dmac_desc *current_desc, *desc;
> - enum dma_status status;
> + struct rz_dmac_desc *desc = NULL;
> + struct virt_dma_desc *vd;
> u32 crla, crtb, i;
>
> - /* Get current processing virtual descriptor */
> - current_desc = list_first_entry_or_null(&channel->ld_active,
> - struct rz_dmac_desc, node);
> - if (!current_desc)
> - return 0;
> -
> - /*
> - * If the cookie corresponds to a descriptor that has been completed
> - * there is no residue. The same check has already been performed by the
> - * caller but without holding the channel lock, so the descriptor could
> - * now be complete.
> - */
> - status = dma_cookie_status(&channel->vc.chan, cookie, NULL);
> - if (status == DMA_COMPLETE)
> - return 0;
> -
> - /*
> - * If the cookie doesn't correspond to the currently processing virtual
> - * descriptor then the descriptor hasn't been processed yet, and the
> - * residue is equal to the full descriptor size. Also, a client driver
> - * is possible to call this function before rz_dmac_irq_handler_thread()
> - * runs. In this case, the running descriptor will be the next
> - * descriptor, and will appear in the done list. So, if the argument
> - * cookie matches the done list's cookie, we can assume the residue is
> - * zero.
> - */
> - if (cookie != current_desc->vd.tx.cookie) {
> - list_for_each_entry(desc, &channel->ld_free, node) {
> - if (cookie == desc->vd.tx.cookie)
> - return 0;
> - }
> -
> - list_for_each_entry(desc, &channel->ld_queue, node) {
> - if (cookie == desc->vd.tx.cookie)
> - return desc->len;
> - }
> -
> - list_for_each_entry(desc, &channel->ld_active, node) {
> - if (cookie == desc->vd.tx.cookie)
> - return desc->len;
> - }
> + vd = vchan_find_desc(&channel->vc, cookie);
> + if (vd) {
> + /* Descriptor has been issued but not yet processed. */
> + desc = to_rz_dmac_desc(vd);
> + return desc->len;
> + } else if (channel->desc && channel->desc->vd.tx.cookie == cookie) {
> + /* Descriptor is currently processed. */
> + desc = channel->desc;
> + }
>
> - /*
> - * No descriptor found for the cookie, there's thus no residue.
> - * This shouldn't happen if the calling driver passes a correct
> - * cookie value.
> - */
> - WARN(1, "No descriptor for cookie!");
> + if (!desc) {
> + /* Descriptor was not found. May be already completed by now. */
> return 0;
> }
>
> @@ -813,7 +768,7 @@ static u32 rz_dmac_chan_get_residue(struct rz_dmac_chan *channel,
> * Calculate number of bytes transferred in processing virtual descriptor.
> * One virtual descriptor can have many lmdesc.
> */
> - return crtb + rz_dmac_calculate_residue_bytes_in_vd(channel, current_desc, crla);
> + return crtb + rz_dmac_calculate_residue_bytes_in_vd(channel, desc, crla);
> }
>
> static enum dma_status rz_dmac_tx_status(struct dma_chan *chan,
> @@ -824,21 +779,17 @@ static enum dma_status rz_dmac_tx_status(struct dma_chan *chan,
> enum dma_status status;
> u32 residue;
>
> - status = dma_cookie_status(chan, cookie, txstate);
> - if (status == DMA_COMPLETE || !txstate)
> - return status;
> -
> scoped_guard(spinlock_irqsave, &channel->vc.lock) {
> + status = dma_cookie_status(chan, cookie, txstate);
> + if (status == DMA_COMPLETE || !txstate)
> + return status;
> +
> residue = rz_dmac_chan_get_residue(channel, cookie);
>
> - if (rz_dmac_chan_is_paused(channel))
> + if (status == DMA_IN_PROGRESS && rz_dmac_chan_is_paused(channel))
> status = DMA_PAUSED;
> }
>
> - /* if there's no residue and no paused, the cookie is complete */
> - if (!residue && status != DMA_PAUSED)
> - return DMA_COMPLETE;
> -
> dma_set_residue(txstate, residue);
>
> return status;
> @@ -918,28 +869,18 @@ static irqreturn_t rz_dmac_irq_handler(int irq, void *dev_id)
> static irqreturn_t rz_dmac_irq_handler_thread(int irq, void *dev_id)
> {
> struct rz_dmac_chan *channel = dev_id;
> - struct rz_dmac_desc *desc = NULL;
> - unsigned long flags;
> + struct rz_dmac_desc *desc;
>
> - spin_lock_irqsave(&channel->vc.lock, flags);
> + guard(spinlock_irqsave)(&channel->vc.lock);
>
> - if (list_empty(&channel->ld_active)) {
> - /* Someone might have called terminate all */
> - goto out;
> - }
> + desc = channel->desc;
> + if (!desc)
> + return IRQ_HANDLED;
>
> - desc = list_first_entry(&channel->ld_active, struct rz_dmac_desc, node);
> vchan_cookie_complete(&desc->vd);
> - list_move_tail(channel->ld_active.next, &channel->ld_free);
> - if (!list_empty(&channel->ld_queue)) {
> - desc = list_first_entry(&channel->ld_queue, struct rz_dmac_desc,
> - node);
> - channel->desc = desc;
> - if (rz_dmac_xfer_desc(channel) == 0)
> - list_move_tail(channel->ld_queue.next, &channel->ld_active);
> - }
> -out:
> - spin_unlock_irqrestore(&channel->vc.lock, flags);
> + channel->desc = NULL;
> +
> + rz_dmac_xfer_desc(channel);
>
> return IRQ_HANDLED;
> }
> @@ -1021,9 +962,7 @@ static int rz_dmac_chan_probe(struct rz_dmac *dmac,
>
> channel->vc.desc_free = rz_dmac_virt_desc_free;
> vchan_init(&channel->vc, &dmac->engine);
> - INIT_LIST_HEAD(&channel->ld_queue);
> INIT_LIST_HEAD(&channel->ld_free);
> - INIT_LIST_HEAD(&channel->ld_active);
>
> /* Initialize register for each channel */
> rz_dmac_disable_hw(channel);
> --
> 2.43.0
>
next prev parent reply other threads:[~2026-05-28 13:49 UTC|newest]
Thread overview: 53+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-05-26 8:46 [PATCH v6 00/18] Renesas: dmaengine and ASoC fixes Claudiu Beznea
2026-05-26 8:46 ` [PATCH v6 01/18] dmaengine: sh: rz-dmac: Move interrupt request after everything is set up Claudiu Beznea
2026-05-26 8:54 ` Biju Das
2026-05-26 9:45 ` Claudiu Beznea
2026-05-26 9:51 ` Biju Das
2026-05-26 10:25 ` Claudiu Beznea
2026-05-26 10:39 ` Biju Das
2026-05-26 9:20 ` sashiko-bot
2026-05-28 13:44 ` Tommaso Merciai
2026-05-26 8:46 ` [PATCH v6 02/18] dmaengine: sh: rz-dmac: Fix incorrect NULL check for list_first_entry() Claudiu Beznea
2026-05-26 9:03 ` sashiko-bot
2026-05-28 13:45 ` Tommaso Merciai
2026-05-26 8:46 ` [PATCH v6 03/18] dmaengine: sh: rz-dmac: Use list_first_entry_or_null() Claudiu Beznea
2026-05-28 13:45 ` Tommaso Merciai
2026-05-26 8:46 ` [PATCH v6 04/18] dmaengine: sh: rz-dmac: Use rz_dmac_disable_hw() Claudiu Beznea
2026-05-26 9:15 ` sashiko-bot
2026-05-28 13:46 ` Tommaso Merciai
2026-05-26 8:46 ` [PATCH v6 05/18] dmaengine: sh: rz-dmac: Add helper to compute the lmdesc address Claudiu Beznea
2026-05-28 13:47 ` Tommaso Merciai
2026-05-26 8:46 ` [PATCH v6 06/18] dmaengine: sh: rz-dmac: Save the start LM descriptor Claudiu Beznea
2026-05-26 9:41 ` sashiko-bot
2026-05-28 13:47 ` Tommaso Merciai
2026-05-26 8:46 ` [PATCH v6 07/18] dmaengine: sh: rz-dmac: Add helper to check if the channel is enabled Claudiu Beznea
2026-05-28 13:48 ` Tommaso Merciai
2026-05-26 8:47 ` [PATCH v6 08/18] dmaengine: sh: rz-dmac: Add helper to check if the channel is paused Claudiu Beznea
2026-05-28 13:48 ` Tommaso Merciai
2026-05-26 8:47 ` [PATCH v6 09/18] dmaengine: sh: rz-dmac: Use virt-dma APIs for channel descriptor processing Claudiu Beznea
2026-05-26 9:28 ` sashiko-bot
2026-05-28 13:49 ` Tommaso Merciai [this message]
2026-05-26 8:47 ` [PATCH v6 10/18] dmaengine: sh: rz-dmac: Refactor pause/resume code Claudiu Beznea
2026-05-26 9:28 ` sashiko-bot
2026-05-28 13:50 ` Tommaso Merciai
2026-05-26 8:47 ` [PATCH v6 11/18] dmaengine: sh: rz-dmac: Drop the update of channel->chctrl with CHCTRL_SETEN Claudiu Beznea
2026-05-26 9:11 ` sashiko-bot
2026-05-28 13:50 ` Tommaso Merciai
2026-05-26 8:47 ` [PATCH v6 12/18] dmaengine: sh: rz-dmac: Add cyclic DMA support Claudiu Beznea
2026-05-26 9:31 ` sashiko-bot
2026-05-28 13:51 ` Tommaso Merciai
2026-05-26 8:47 ` [PATCH v6 13/18] dmaengine: sh: rz-dmac: Adjust rz_dmac_chan_get_residue() to return error codes Claudiu Beznea
2026-05-28 13:51 ` Tommaso Merciai
2026-05-26 8:47 ` [PATCH v6 14/18] dmaengine: sh: rz-dmac: Add runtime PM support Claudiu Beznea
2026-05-26 9:57 ` sashiko-bot
2026-05-28 13:52 ` Tommaso Merciai
2026-05-26 8:47 ` [PATCH v6 15/18] dmaengine: sh: rz-dmac: Add suspend to RAM support Claudiu Beznea
2026-05-26 9:43 ` sashiko-bot
2026-05-28 14:38 ` Tommaso Merciai
2026-05-26 8:47 ` [PATCH v6 16/18] ASoC: renesas: rz-ssi: Add pause support Claudiu Beznea
2026-05-26 9:46 ` sashiko-bot
2026-05-26 8:47 ` [PATCH v6 17/18] ASoC: renesas: rz-ssi: Use generic PCM dmaengine APIs Claudiu Beznea
2026-05-26 10:00 ` sashiko-bot
2026-05-26 8:47 ` [PATCH v6 18/18] dmaengine: sh: rz-dmac: Set the Link End (LE) bit on the last descriptor Claudiu Beznea
2026-05-26 9:43 ` sashiko-bot
2026-05-28 14:39 ` Tommaso Merciai
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ahhH6vSmdX7Aca1N@tom-desktop \
--to=tommaso.merciai.xr@bp.renesas.com \
--cc=Frank.Li@kernel.org \
--cc=biju.das.jz@bp.renesas.com \
--cc=broonie@kernel.org \
--cc=claudiu.beznea.uj@bp.renesas.com \
--cc=claudiu.beznea@kernel.org \
--cc=claudiu.beznea@tuxon.dev \
--cc=dmaengine@vger.kernel.org \
--cc=geert+renesas@glider.be \
--cc=john.madieu.xa@bp.renesas.com \
--cc=kuninori.morimoto.gx@renesas.com \
--cc=lgirdwood@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-renesas-soc@vger.kernel.org \
--cc=linux-sound@vger.kernel.org \
--cc=long.luu.ur@renesas.com \
--cc=p.zabel@pengutronix.de \
--cc=perex@perex.cz \
--cc=prabhakar.mahadev-lad.rj@bp.renesas.com \
--cc=tiwai@suse.com \
--cc=vkoul@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox