* [igt-dev] [PATCH i-g-t 0/1] Support to assemble CB kernel for gen7 devs
@ 2020-02-18 16:35 Akeem G Abodunrin
2020-02-18 16:35 ` [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel Akeem G Abodunrin
` (2 more replies)
0 siblings, 3 replies; 9+ messages in thread
From: Akeem G Abodunrin @ 2020-02-18 16:35 UTC (permalink / raw)
To: akeem.g.abodunrin, jon.bloomfield, sudeep.dutt, daniel.vetter,
joonas.lahtinen, jani.nikula, chris.p.wilson,
prathap.kumar.valsan, mika.kuoppala, francesco.balestrieri,
ville.syrjala, igt-dev, omer.aran, pragyansri.pathi,
d.scott.phillips, david.c.stewart, tony.luck
Summary
-------
This is patch adds support to assemble CB kernel for gen7 and gen7.5
devices. It is needed for "Security mitigation for Intel Gen7/7.5 HWs"
Intel ID: PSIRT-TA-201910-001/CVEID: CVE-2019-14615.
Additional Note
---------------
The changes in the IGT GPU tool require latest MESA tool to work
correctly. Generated CB kernel are imported to i915 driver, without need
for additional modifications.
Akeem G Abodunrin (1):
tools/generate_cb_buffer: Add script to assemble CB kernel
scripts/asm_eu_kernel.sh | 149 ++++++++++++++++++++++++
tools/assembly_source/hsw_clear_buf.asm | 141 ++++++++++++++++++++++
tools/assembly_source/ivb_clear_buf.asm | 139 ++++++++++++++++++++++
3 files changed, 429 insertions(+)
create mode 100755 scripts/asm_eu_kernel.sh
create mode 100644 tools/assembly_source/hsw_clear_buf.asm
create mode 100644 tools/assembly_source/ivb_clear_buf.asm
--
2.20.1
_______________________________________________
igt-dev mailing list
igt-dev@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/igt-dev
^ permalink raw reply [flat|nested] 9+ messages in thread* [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel 2020-02-18 16:35 [igt-dev] [PATCH i-g-t 0/1] Support to assemble CB kernel for gen7 devs Akeem G Abodunrin @ 2020-02-18 16:35 ` Akeem G Abodunrin 2020-02-19 11:06 ` Petri Latvala 2020-02-19 0:28 ` [igt-dev] ✓ Fi.CI.BAT: success for Support to assemble CB kernel for gen7 devs Patchwork 2020-02-20 12:46 ` [igt-dev] ✓ Fi.CI.IGT: " Patchwork 2 siblings, 1 reply; 9+ messages in thread From: Akeem G Abodunrin @ 2020-02-18 16:35 UTC (permalink / raw) To: akeem.g.abodunrin, jon.bloomfield, sudeep.dutt, daniel.vetter, joonas.lahtinen, jani.nikula, chris.p.wilson, prathap.kumar.valsan, mika.kuoppala, francesco.balestrieri, ville.syrjala, igt-dev, omer.aran, pragyansri.pathi, d.scott.phillips, david.c.stewart, tony.luck This patch adds script and applicable assembly sources, so that we can use igt to assemble Clear Batch Buffer kernel for gen7 and gen7.5 devices - Resultant header files would be imported to i915, and used as they are... With this patch, user need to have mesa configured on their platform, before igt could be used to achieve the purpose of assembling the kernel from source. This is needed for "Security mitigation for Intel Gen7/7.5 HWs" Intel ID: PSIRT-TA-201910-001/CVEID: CVE-2019-14615 Signed-off-by: Akeem G Abodunrin <akeem.g.abodunrin@intel.com> --- scripts/asm_eu_kernel.sh | 149 ++++++++++++++++++++++++ tools/assembly_source/hsw_clear_buf.asm | 141 ++++++++++++++++++++++ tools/assembly_source/ivb_clear_buf.asm | 139 ++++++++++++++++++++++ 3 files changed, 429 insertions(+) create mode 100755 scripts/asm_eu_kernel.sh create mode 100644 tools/assembly_source/hsw_clear_buf.asm create mode 100644 tools/assembly_source/ivb_clear_buf.asm diff --git a/scripts/asm_eu_kernel.sh b/scripts/asm_eu_kernel.sh new file mode 100755 index 00000000..f2669e52 --- /dev/null +++ b/scripts/asm_eu_kernel.sh @@ -0,0 +1,149 @@ +#!/bin/bash +# +# SPDX-License-Identifier: MIT +# +# Copyright © 2020 Intel Corporation +# +# Permission is hereby granted, free of charge, to any person obtaining a +# copy of this software and associated documentation files (the "Software"), +# to deal in the Software without restriction, including without limitation +# the rights to use, copy, modify, merge, publish, distribute, sublicense, +# and/or sell copies of the Software, and to permit persons to whom the +# Software is furnished to do so, subject to the following conditions: +# +# The above copyright notice and this permission notice (including the next +# paragraph) shall be included in all copies or substantial portions of the +# Software. +# +# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR +# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, +# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL +# THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER +# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING +# FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS +# IN THE SOFTWARE. + +export ASSEMBLY_SOURCE=./tools/assembly_source + +function get_help { + echo "Usage: asm_eu_kernel.sh [options]" + echo "Remember to run this as root" + echo " " + echo "Please make sure your MESA tool is compiled, and run this script from igt home directory" + echo " " + echo "Options are:" + echo " -h display this help message, and exit" + echo " -g=platform generation of device: use "hsw" for gen7.5, and "ivb" for gen7 devices" + echo " -o=name_of_file output file to store result - otherwise default would be used" + echo " -m=mesa directory specify mesa directory" + echo " " + echo " Usage example: \"scripts/asm_eu_kernel.sh -g hsw -o hsw_clear_buffer.h -m /home/OgbojuOde/intel_gpu/mesa\"" +} + +function include_guard # $1=filename +{ + echo "__$(basename $1)__" | tr [:lower:] [:upper:] | tr [:punct:] _ +} + +function prefix_header # $1=filename $2=comment +{ + guard=$(include_guard $1) + comment=$2 + + cat <<EOF +/* SPDX-License-Identifier: MIT */ +/* + * Copyright © 2020 Intel Corporation + * + * Generate by: Intel-gpu-tools on $(date) + */ + +#ifndef $guard +#define $guard + +#include <linux/types.h> + +/* $comment */ +EOF +} + +function postfix_footer # filename +{ + guard=$(include_guard $1) + + cat <<EOF + + +#endif /* $guard */ +EOF +} + +function asm_cb_kernel # as-root <args> +{ + if [ -f "$output_file" ]; then + echo -e "Warning: The \"$output_file\" file already exist - choose another file name" + echo -e "Otherwise, it will be overwritten, and default file for i915 will be generated\n" + fi + + # Using i965_asm tool to assemble hex file from assembly source + $I965_ASM -g $gen_device -t c_literal $input_asm_source -o $output_file + + # Generate header file + if [ "$gen_device" == "hsw" ]; then + echo "Generating gen7.5 CB Kernel header file \"gen7_5_clearbuffer.h\" for i915 driver..." + + i915_filename=gen7_5_clearbuffer.h + prefix_header $i915_filename "Media CB Kernel for gen7.5 devices" > $i915_filename + cat $output_file >> $i915_filename + postfix_footer $i915_filename >> $i915_filename + + elif [ "$gen_device" == "ivb" ]; then + echo "Generating gen7 CB Kernel header file \"gen7_clearbuffer.h\" for i915 driver..." + + i915_filename=gen7_clearbuffer.h + prefix_header $i915_filename "Media CB Kernel for gen7 devices" > $i915_filename + cat $output_file >> $i915_filename + postfix_footer $i915_filename >> $i915_filename + fi +} + +while getopts "hg:o:m:" opt; do + case $opt in + h) get_help; exit 0;; + g) gen_device="$OPTARG" ;; + o) output_file="$OPTARG" ;; + m) mesa_dir="$OPTARG" ;; + \?) + echo "Unknown option: -$OPTARG" + get_help + exit 1 + ;; + esac +done +shift $(($OPTIND-1)) + +if [ "x$1" != "x" ]; then + echo "Unknown option: $1" + get_help + exit 1 +fi + +I965_ASM="$mesa_dir/build/debug/src/intel/tools/i965_asm" +if [ ! -f ${I965_ASM} ]; then + echo "i965_asm not found at ${I965_ASM}" + get_help + exit 1 +fi + +if [ "x$gen_device" != "x" ]; then + if [ "$gen_device" == "hsw" ]; then + input_asm_source="${ASSEMBLY_SOURCE}/hsw_clear_buf.asm" + elif [ "$gen_device" == "ivb" ]; then + input_asm_source="${ASSEMBLY_SOURCE}/ivb_clear_buf.asm" + else + echo "Unknown platform specified" + get_help + exit 1 + fi + asm_cb_kernel +fi diff --git a/tools/assembly_source/hsw_clear_buf.asm b/tools/assembly_source/hsw_clear_buf.asm new file mode 100644 index 00000000..bc29baf2 --- /dev/null +++ b/tools/assembly_source/hsw_clear_buf.asm @@ -0,0 +1,141 @@ +/* SPDX-License-Identifier: MIT */ +/* + * Copyright © 2020 Intel Corporation + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice (including the next + * paragraph) shall be included in all copies or substantial portions of the + * Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + */ + +/** + * Kernel name: hsw_clear_buf.asm + * + * Kernel for PAVP buffer clear. + * + * 1. Clear all 64 GRF registers assigned to the kernel with designated value; + * 2. Write 32x16 block of all "0" to render target buffer which indirectly clears + * 512 bytes of Render Cache. + */ + +/* Store designated "clear GRF" value */ +mov(1) f0.1<1>UW g1.2<0,1,0>UW { align1 1N }; + +/** + * Curbe Format + * + * DW 1.0 - Block Offset to write Render Cache + * DW 1.1 [15:0] - Clear Word + * DW 1.2 - Delay iterations + * DW 1.3 - Enable Instrumentation (only for debug) + * DW 1.4 - Rsvd (intended for context ID) + * DW 1.5 - [31:16]:SliceCount, [15:0]:SubSlicePerSliceCount + * DW 1.6 - Rsvd MBZ (intended for Enable Wait on Total Thread Count) + * DW 1.7 - Rsvd MBZ (inteded for Total Thread Count) + * + * Binding Table + * + * BTI 0: 2D Surface to help clear L3 (Render/Data Cache) + * BTI 1: Wait/Instrumentation Buffer + * Size : (SliceCount * SubSliceCount * 16 EUs/SubSlice) rows * (16 threads/EU) cols (Format R32_UINT) + * Expected to be initialized to 0 by driver/another kernel + * Layout: + * RowN: Histogram for EU-N: (SliceID*SubSlicePerSliceCount + SSID)*16 + EUID [assume max 16 EUs / SS] + * Col-k[DW-k]: Threads Executed on ThreadID-k for EU-N + */ +add(1) g1.2<1>UD g1.2<0,1,0>UD 0x00000001UD { align1 1N }; /* Loop count to delay kernel: Init to (g1.2 + 1) */ +cmp.z.f0.0(1) null<1>UD g1.3<0,1,0>UD 0x00000000UD { align1 1N }; +(+f0.0) jmpi(1) 352D { align1 WE_all 1N }; + +/** + * State Register has info on where this thread is running + * IVB: sr0.0 :: [15:13]: MBZ, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID + * HSW: sr0.0 :: 15: MBZ, [14:13]: SliceID, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID + */ +mov(8) g3<1>UD 0x00000000UD { align1 1Q }; +shr(1) g3<1>D sr0<0,1,0>D 12D { align1 1N }; +and(1) g3<1>D g3<0,1,0>D 1D { align1 1N }; /* g3 has HSID */ +shr(1) g3.1<1>D sr0<0,1,0>D 13D { align1 1N }; +and(1) g3.1<1>D g3.1<0,1,0>D 3D { align1 1N }; /* g3.1 has sliceID */ +mul(1) g3.5<1>D g3.1<0,1,0>D g1.10<0,1,0>UW { align1 1N }; +add(1) g3<1>D g3<0,1,0>D g3.5<0,1,0>D { align1 1N }; /* g3 = sliceID * SubSlicePerSliceCount + HSID */ +shr(1) g3.2<1>D sr0<0,1,0>D 8D { align1 1N }; +and(1) g3.2<1>D g3.2<0,1,0>D 15D { align1 1N }; /* g3.2 = EUID */ +mul(1) g3.4<1>D g3<0,1,0>D 16D { align1 1N }; +add(1) g3.2<1>D g3.2<0,1,0>D g3.4<0,1,0>D { align1 1N }; /* g3.2 now points to EU row number (Y-pixel = V address ) in instrumentation surf */ + +mov(8) g5<1>UD 0x00000000UD { align1 1Q }; +and(1) g3.3<1>D sr0<0,1,0>D 7D { align1 1N }; +mul(1) g3.3<1>D g3.3<0,1,0>D 4D { align1 1N }; + +mov(8) g4<1>UD g0<8,8,1>UD { align1 1Q }; /* Initialize message header with g0 */ +mov(1) g4<1>UD g3.3<0,1,0>UD { align1 1N }; /* Block offset */ +mov(1) g4.1<1>UD g3.2<0,1,0>UD { align1 1N }; /* Block offset */ +mov(1) g4.2<1>UD 0x00000003UD { align1 1N }; /* Block size (1 row x 4 bytes) */ +and(1) g4.3<1>UD g4.3<0,1,0>UW 0xffffffffUD { align1 1N }; + +/* Media block read to fetch current value at specified location in instrumentation buffer */ +sendc(8) g5<1>UD g4<8,8,1>F 0x02190001 + + render MsgDesc: media block read MsgCtrl = 0x0 Surface = 1 mlen 1 rlen 1 { align1 1Q }; +add(1) g5<1>D g5<0,1,0>D 1D { align1 1N }; + +/* Media block write for updated value at specified location in instrumentation buffer */ +sendc(8) g5<1>UD g4<8,8,1>F 0x040a8001 + render MsgDesc: media block write MsgCtrl = 0x0 Surface = 1 mlen 2 rlen 0 { align1 1Q }; + +/* Delay thread for specified parameter */ +add.nz.f0.0(1) g1.2<1>UD g1.2<0,1,0>UD -1D { align1 1N }; +(+f0.0) jmpi(1) -32D { align1 WE_all 1N }; + +/* Store designated "clear GRF" value */ +mov(1) f0.1<1>UW g1.2<0,1,0>UW { align1 1N }; + +/* Initialize looping parameters */ +mov(1) a0<1>D 0D { align1 1N }; /* Initialize a0.0:w=0 */ +mov(1) a0.4<1>W 127W { align1 1N }; /* Loop count. Each loop contains 16 GRF's */ + +/* Write 32x16 all "0" block */ +mov(8) g2<1>UD g0<8,8,1>UD { align1 1Q }; +mov(8) g127<1>UD g0<8,8,1>UD { align1 1Q }; +mov(2) g2<1>UD g1<2,2,1>UW { align1 1N }; +mov(1) g2.2<1>UD 0x000f000fUD { align1 1N }; /* Block size (16x16) */ +and(1) g2.3<1>UD g2.3<0,1,0>UW 0xffffffefUD { align1 1N }; +mov(16) g3<1>UD 0x00000000UD { align1 1H }; +mov(16) g4<1>UD 0x00000000UD { align1 1H }; +mov(16) g5<1>UD 0x00000000UD { align1 1H }; +mov(16) g6<1>UD 0x00000000UD { align1 1H }; +mov(16) g7<1>UD 0x00000000UD { align1 1H }; +mov(16) g8<1>UD 0x00000000UD { align1 1H }; +mov(16) g9<1>UD 0x00000000UD { align1 1H }; +mov(16) g10<1>UD 0x00000000UD { align1 1H }; +sendc(8) null<1>UD g2<8,8,1>F 0x120a8000 + render MsgDesc: media block write MsgCtrl = 0x0 Surface = 0 mlen 9 rlen 0 { align1 1Q }; +add(1) g2<1>UD g1<0,1,0>UW 0x0010UW { align1 1N }; +sendc(8) null<1>UD g2<8,8,1>F 0x120a8000 + render MsgDesc: media block write MsgCtrl = 0x0 Surface = 0 mlen 9 rlen 0 { align1 1Q }; + +/* Now, clear all GRF registers */ +add.nz.f0.0(1) a0.4<1>W a0.4<0,1,0>W -1W { align1 1N }; +mov(16) g[a0]<1>UW f0.1<0,1,0>UW { align1 1H }; +add(1) a0<1>D a0<0,1,0>D 32D { align1 1N }; +(+f0.0) jmpi(1) -64D { align1 WE_all 1N }; + +/* Terminante the thread */ +sendc(8) null<1>UD g127<8,8,1>F 0x82000010 + thread_spawner MsgDesc: mlen 1 rlen 0 { align1 1Q EOT }; diff --git a/tools/assembly_source/ivb_clear_buf.asm b/tools/assembly_source/ivb_clear_buf.asm new file mode 100644 index 00000000..b21bc948 --- /dev/null +++ b/tools/assembly_source/ivb_clear_buf.asm @@ -0,0 +1,139 @@ +/* SPDX-License-Identifier: MIT */ +/* + * Copyright © 2020 Intel Corporation + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice (including the next + * paragraph) shall be included in all copies or substantial portions of the + * Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER + * DEALINGS IN THE SOFTWARE. + * + */ + +/** + * Kernel name: ivb_clear_buf.asm + * + * Kernel for PAVP buffer clear. + * + * 1. Clear all 64 GRF registers assigned to the kernel with designated value; + * 2. Write 32x16 block of all "0" to render target buffer which indirectly clears + * 512 bytes of Render Cache. + */ + +/* Store designated "clear GRF" value */ +mov(1) f0.1<1>UW g1.2<0,1,0>UW { align1 1N }; + +/** + * Curbe Format + * + * DW 1.0 - Block Offset to write Render Cache + * DW 1.1 [15:0] - Clear Word + * DW 1.2 - Delay iterations + * DW 1.3 - Enable Instrumentation (only for debug) + * DW 1.4 - Rsvd (intended for context ID) + * DW 1.5 - [31:16]:SliceCount, [15:0]:SubSlicePerSliceCount + * DW 1.6 - Rsvd MBZ (intended for Enable Wait on Total Thread Count) + * DW 1.7 - Rsvd MBZ (inteded for Total Thread Count) + * + * Binding Table + * + * BTI 0: 2D Surface to help clear L3 (Render/Data Cache) + * BTI 1: Wait/Instrumentation Buffer + * Size : (SliceCount * SubSliceCount * 16 EUs/SubSlice) rows * (16 threads/EU) cols (Format R32_UINT) + * Expected to be initialized to 0 by driver/another kernel + * Layout : + * RowN: Histogram for EU-N: (SliceID*SubSlicePerSliceCount + SSID)*16 + EUID [assume max 16 EUs / SS] + * Col-k[DW-k]: Threads Executed on ThreadID-k for EU-N + */ +add(1) g1.2<1>UD g1.2<0,1,0>UD 0x00000001UD { align1 1N }; /* Loop count to delay kernel: Init to (g1.2 + 1) */ +cmp.z.f0.0(1) null<1>UD g1.3<0,1,0>UD 0x00000000UD { align1 1N }; +(+f0.0) jmpi(1) 44D { align1 WE_all 1N }; + +/** + * State Register has info on where this thread is running + * IVB: sr0.0 :: [15:13]: MBZ, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID + * HSW: sr0.0 :: 15: MBZ, [14:13]: SliceID, 12: HSID (Half-Slice ID), [11:8]EUID, [2:0] ThreadSlotID + */ +mov(8) g3<1>UD 0x00000000UD { align1 1Q }; +shr(1) g3<1>D sr0<0,1,0>D 12D { align1 1N }; +and(1) g3<1>D g3<0,1,0>D 1D { align1 1N }; /* g3 has HSID */ +shr(1) g3.1<1>D sr0<0,1,0>D 13D { align1 1N }; +and(1) g3.1<1>D g3.1<0,1,0>D 3D { align1 1N }; /* g3.1 has sliceID */ +mul(1) g3.5<1>D g3.1<0,1,0>D g1.10<0,1,0>UW { align1 1N }; +add(1) g3<1>D g3<0,1,0>D g3.5<0,1,0>D { align1 1N }; /* g3 = sliceID * SubSlicePerSliceCount + HSID */ +shr(1) g3.2<1>D sr0<0,1,0>D 8D { align1 1N }; +and(1) g3.2<1>D g3.2<0,1,0>D 15D { align1 1N }; /* g3.2 = EUID */ +mul(1) g3.4<1>D g3<0,1,0>D 16D { align1 1N }; +add(1) g3.2<1>D g3.2<0,1,0>D g3.4<0,1,0>D { align1 1N }; /* g3.2 now points to EU row number (Y-pixel = V address ) in instrumentation surf */ + +mov(8) g5<1>UD 0x00000000UD { align1 1Q }; +and(1) g3.3<1>D sr0<0,1,0>D 7D { align1 1N }; +mul(1) g3.3<1>D g3.3<0,1,0>D 4D { align1 1N }; + +mov(8) g4<1>UD g0<8,8,1>UD { align1 1Q }; /* Initialize message header with g0 */ +mov(1) g4<1>UD g3.3<0,1,0>UD { align1 1N }; /* Block offset */ +mov(1) g4.1<1>UD g3.2<0,1,0>UD { align1 1N }; /* Block offset */ +mov(1) g4.2<1>UD 0x00000003UD { align1 1N }; /* Block size (1 row x 4 bytes) */ +and(1) g4.3<1>UD g4.3<0,1,0>UW 0xffffffffUD { align1 1N }; + +/* Media block read to fetch current value at specified location in instrumentation buffer */ +sendc(8) g5<1>UD g4<8,8,1>F 0x02190001 + render MsgDesc: media block read MsgCtrl = 0x0 Surface = 1 mlen 1 rlen 1 { align1 1Q }; +add(1) g5<1>D g5<0,1,0>D 1D { align1 1N }; + +/* Media block write for updated value at specified location in instrumentation buffer */ +sendc(8) g5<1>UD g4<8,8,1>F 0x040a8001 + render MsgDesc: media block write MsgCtrl = 0x0 Surface = 1 mlen 2 rlen 0 { align1 1Q }; +/* Delay thread for specified parameter */ +add.nz.f0.0(1) g1.2<1>UD g1.2<0,1,0>UD -1D { align1 1N }; +(+f0.0) jmpi(1) -4D { align1 WE_all 1N }; + +/* Store designated "clear GRF" value */ +mov(1) f0.1<1>UW g1.2<0,1,0>UW { align1 1N }; + +/* Initialize looping parameters */ +mov(1) a0<1>D 0D { align1 1N }; /* Initialize a0.0:w=0 */ +mov(1) a0.4<1>W 127W { align1 1N }; /* Loop count. Each loop contains 16 GRF's */ + +/* Write 32x16 all "0" block */ +mov(8) g2<1>UD g0<8,8,1>UD { align1 1Q }; +mov(8) g127<1>UD g0<8,8,1>UD { align1 1Q }; +mov(2) g2<1>UD g1<2,2,1>UW { align1 1N }; +mov(1) g2.2<1>UD 0x000f000fUD { align1 1N }; /* Block size (16x16) */ +and(1) g2.3<1>UD g2.3<0,1,0>UW 0xffffffefUD { align1 1N }; +mov(16) g3<1>UD 0x00000000UD { align1 1H }; +mov(16) g4<1>UD 0x00000000UD { align1 1H }; +mov(16) g5<1>UD 0x00000000UD { align1 1H }; +mov(16) g6<1>UD 0x00000000UD { align1 1H }; +mov(16) g7<1>UD 0x00000000UD { align1 1H }; +mov(16) g8<1>UD 0x00000000UD { align1 1H }; +mov(16) g9<1>UD 0x00000000UD { align1 1H }; +mov(16) g10<1>UD 0x00000000UD { align1 1H }; +sendc(8) null<1>UD g2<8,8,1>F 0x120a8000 + render MsgDesc: media block write MsgCtrl = 0x0 Surface = 0 mlen 9 rlen 0 { align1 1Q }; +add(1) g2<1>UD g1<0,1,0>UW 0x0010UW { align1 1N }; +sendc(8) null<1>UD g2<8,8,1>F 0x120a8000 + render MsgDesc: media block write MsgCtrl = 0x0 Surface = 0 mlen 9 rlen 0 { align1 1Q }; + +/* Now, clear all GRF registers */ +add.nz.f0.0(1) a0.4<1>W a0.4<0,1,0>W -1W { align1 1N }; +mov(16) g[a0]<1>UW f0.1<0,1,0>UW { align1 1H }; +add(1) a0<1>D a0<0,1,0>D 32D { align1 1N }; +(+f0.0) jmpi(1) -8D { align1 WE_all 1N }; + +/* Terminante the thread */ +sendc(8) null<1>UD g127<8,8,1>F 0x82000010 + thread_spawner MsgDesc: mlen 1 rlen 0 { align1 1Q EOT }; -- 2.20.1 _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply related [flat|nested] 9+ messages in thread
* Re: [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel 2020-02-18 16:35 ` [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel Akeem G Abodunrin @ 2020-02-19 11:06 ` Petri Latvala 2020-02-20 1:06 ` Abodunrin, Akeem G 0 siblings, 1 reply; 9+ messages in thread From: Petri Latvala @ 2020-02-19 11:06 UTC (permalink / raw) To: Akeem G Abodunrin Cc: tony.luck, omer.aran, jani.nikula, chris.p.wilson, david.c.stewart, igt-dev, pragyansri.pathi, jon.bloomfield, daniel.vetter, mika.kuoppala On Tue, Feb 18, 2020 at 08:35:40AM -0800, Akeem G Abodunrin wrote: > This patch adds script and applicable assembly sources, so that we can use > igt to assemble Clear Batch Buffer kernel for gen7 and gen7.5 devices - > Resultant header files would be imported to i915, and used as they are... > > With this patch, user need to have mesa configured on their platform, > before igt could be used to achieve the purpose of assembling the kernel > from source. > > This is needed for "Security mitigation for Intel Gen7/7.5 HWs" > Intel ID: PSIRT-TA-201910-001/CVEID: CVE-2019-14615 > > Signed-off-by: Akeem G Abodunrin <akeem.g.abodunrin@intel.com> > --- > scripts/asm_eu_kernel.sh | 149 ++++++++++++++++++++++++ > tools/assembly_source/hsw_clear_buf.asm | 141 ++++++++++++++++++++++ > tools/assembly_source/ivb_clear_buf.asm | 139 ++++++++++++++++++++++ > 3 files changed, 429 insertions(+) > create mode 100755 scripts/asm_eu_kernel.sh > create mode 100644 tools/assembly_source/hsw_clear_buf.asm > create mode 100644 tools/assembly_source/ivb_clear_buf.asm > > diff --git a/scripts/asm_eu_kernel.sh b/scripts/asm_eu_kernel.sh > new file mode 100755 > index 00000000..f2669e52 > --- /dev/null > +++ b/scripts/asm_eu_kernel.sh > @@ -0,0 +1,149 @@ > +#!/bin/bash > +# > +# SPDX-License-Identifier: MIT > +# > +# Copyright © 2020 Intel Corporation > +# > +# Permission is hereby granted, free of charge, to any person obtaining a > +# copy of this software and associated documentation files (the "Software"), > +# to deal in the Software without restriction, including without limitation > +# the rights to use, copy, modify, merge, publish, distribute, sublicense, > +# and/or sell copies of the Software, and to permit persons to whom the > +# Software is furnished to do so, subject to the following conditions: > +# > +# The above copyright notice and this permission notice (including the next > +# paragraph) shall be included in all copies or substantial portions of the > +# Software. > +# > +# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > +# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > +# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL > +# THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER > +# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING > +# FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS > +# IN THE SOFTWARE. > + > +export ASSEMBLY_SOURCE=./tools/assembly_source > + > +function get_help { > + echo "Usage: asm_eu_kernel.sh [options]" > + echo "Remember to run this as root" I can't spot why this would need root. > + echo " " > + echo "Please make sure your MESA tool is compiled, and run this script from igt home directory" Mesa written as "Mesa" and IGT written as "IGT". And it's "source root directory", not "home directory". Does the assembler require specific build options for Mesa? Note them here. > + echo " " > + echo "Options are:" > + echo " -h display this help message, and exit" > + echo " -g=platform generation of device: use "hsw" for gen7.5, and "ivb" for gen7 devices" > + echo " -o=name_of_file output file to store result - otherwise default would be used" output file to store result - default "name of the default filename" > + echo " -m=mesa directory specify mesa directory" "Mesa source directory" > + echo " " > + echo " Usage example: \"scripts/asm_eu_kernel.sh -g hsw -o hsw_clear_buffer.h -m /home/OgbojuOde/intel_gpu/mesa\"" For an example Mesa directory, use something that's more obviously a placeholder. -m /path/to/mesa/sources This script writes two files, does it not? And -o only selects one of them, other being hardcoded... That could use a mention in the help text. > +} > + > +function include_guard # $1=filename > +{ > + echo "__$(basename $1)__" | tr [:lower:] [:upper:] | tr [:punct:] _ > +} > + > +function prefix_header # $1=filename $2=comment > +{ > + guard=$(include_guard $1) > + comment=$2 > + > + cat <<EOF > +/* SPDX-License-Identifier: MIT */ > +/* > + * Copyright © 2020 Intel Corporation > + * > + * Generate by: Intel-gpu-tools on $(date) "Generated" "IGT Gpu Tools" > + */ > + > +#ifndef $guard > +#define $guard > + > +#include <linux/types.h> > + > +/* $comment */ > +EOF > +} > + > +function postfix_footer # filename > +{ > + guard=$(include_guard $1) > + > + cat <<EOF > + > + > +#endif /* $guard */ > +EOF > +} > + > +function asm_cb_kernel # as-root <args> > +{ > + if [ -f "$output_file" ]; then > + echo -e "Warning: The \"$output_file\" file already exist - choose another file name" > + echo -e "Otherwise, it will be overwritten, and default file for i915 will be generated\n" > + fi You print this warning, and yet still overwrite the file? > + > + # Using i965_asm tool to assemble hex file from assembly source > + $I965_ASM -g $gen_device -t c_literal $input_asm_source -o $output_file > + > + # Generate header file > + if [ "$gen_device" == "hsw" ]; then > + echo "Generating gen7.5 CB Kernel header file \"gen7_5_clearbuffer.h\" for i915 driver..." > + > + i915_filename=gen7_5_clearbuffer.h > + prefix_header $i915_filename "Media CB Kernel for gen7.5 devices" > $i915_filename > + cat $output_file >> $i915_filename > + postfix_footer $i915_filename >> $i915_filename > + > + elif [ "$gen_device" == "ivb" ]; then > + echo "Generating gen7 CB Kernel header file \"gen7_clearbuffer.h\" for i915 driver..." > + > + i915_filename=gen7_clearbuffer.h > + prefix_header $i915_filename "Media CB Kernel for gen7 devices" > $i915_filename > + cat $output_file >> $i915_filename > + postfix_footer $i915_filename >> $i915_filename > + fi > +} > + > +while getopts "hg:o:m:" opt; do > + case $opt in > + h) get_help; exit 0;; > + g) gen_device="$OPTARG" ;; > + o) output_file="$OPTARG" ;; > + m) mesa_dir="$OPTARG" ;; > + \?) > + echo "Unknown option: -$OPTARG" > + get_help > + exit 1 > + ;; > + esac > +done > +shift $(($OPTIND-1)) > + > +if [ "x$1" != "x" ]; then > + echo "Unknown option: $1" > + get_help > + exit 1 > +fi > + > +I965_ASM="$mesa_dir/build/debug/src/intel/tools/i965_asm" > +if [ ! -f ${I965_ASM} ]; then > + echo "i965_asm not found at ${I965_ASM}" > + get_help > + exit 1 > +fi > + > +if [ "x$gen_device" != "x" ]; then > + if [ "$gen_device" == "hsw" ]; then > + input_asm_source="${ASSEMBLY_SOURCE}/hsw_clear_buf.asm" > + elif [ "$gen_device" == "ivb" ]; then > + input_asm_source="${ASSEMBLY_SOURCE}/ivb_clear_buf.asm" > + else > + echo "Unknown platform specified" > + get_help > + exit 1 > + fi > + asm_cb_kernel > +fi If -g is not given at all, the script exits silently. -- Petri Latvala _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel 2020-02-19 11:06 ` Petri Latvala @ 2020-02-20 1:06 ` Abodunrin, Akeem G 2020-02-20 10:10 ` Petri Latvala 0 siblings, 1 reply; 9+ messages in thread From: Abodunrin, Akeem G @ 2020-02-20 1:06 UTC (permalink / raw) To: Latvala, Petri Cc: Luck, Tony, Aran, Omer, Nikula, Jani, Wilson, Chris P, Stewart, David C, igt-dev@lists.freedesktop.org, Pathi, Pragyansri, Bloomfield, Jon, Vetter, Daniel, Kuoppala, Mika > > +export ASSEMBLY_SOURCE=./tools/assembly_source > > + > > +function get_help { > > + echo "Usage: asm_eu_kernel.sh [options]" > > + echo "Remember to run this as root" > > I can't spot why this would need root. Since we are generating new file, and writing to it - the script definitely needs root access... otherwise commands like this " prefix_header $i915_filename "Media CB Kernel for gen7.5 devices"" fails > > > > + echo " " > > + echo "Please make sure your MESA tool is compiled, and run this script > from igt home directory" > > Mesa written as "Mesa" and IGT written as "IGT". And it's "source root > directory", not "home directory". > > Does the assembler require specific build options for Mesa? Note them here. Yes, it does - but the options are hardcoded in this script - so, mentioning them in the help function is irrelevant... > > + > > +if [ "x$gen_device" != "x" ]; then > > + if [ "$gen_device" == "hsw" ]; then > > + input_asm_source="${ASSEMBLY_SOURCE}/hsw_clear_buf.asm" > > + elif [ "$gen_device" == "ivb" ]; then > > + input_asm_source="${ASSEMBLY_SOURCE}/ivb_clear_buf.asm" > > + else > > + echo "Unknown platform specified" > > + get_help > > + exit 1 > > + fi > > + asm_cb_kernel > > +fi > > If -g is not given at all, the script exits silently. Good catch! Thanks, ~Akeem _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel 2020-02-20 1:06 ` Abodunrin, Akeem G @ 2020-02-20 10:10 ` Petri Latvala 2020-02-20 20:22 ` Abodunrin, Akeem G 0 siblings, 1 reply; 9+ messages in thread From: Petri Latvala @ 2020-02-20 10:10 UTC (permalink / raw) To: Abodunrin, Akeem G Cc: Luck, Tony, Aran, Omer, Nikula, Jani, Wilson, Chris P, Stewart, David C, igt-dev@lists.freedesktop.org, Pathi, Pragyansri, Bloomfield, Jon, Vetter, Daniel, Kuoppala, Mika On Thu, Feb 20, 2020 at 03:06:09AM +0200, Abodunrin, Akeem G wrote: > > > +export ASSEMBLY_SOURCE=./tools/assembly_source > > > + > > > +function get_help { > > > + echo "Usage: asm_eu_kernel.sh [options]" > > > + echo "Remember to run this as root" > > > > I can't spot why this would need root. > Since we are generating new file, and writing to it - the script definitely needs root access... otherwise commands like this " prefix_header $i915_filename "Media CB Kernel for gen7.5 devices"" fails That's no reason to need root. That's just a reason to need write access to the directory where you're creating the files. As you require the script to be run in IGT source root and writing to $cwd, you need write access to IGT source root. Which shouldn't be root-owned. > > > > > > > + echo " " > > > + echo "Please make sure your MESA tool is compiled, and run this script > > from igt home directory" > > > > Mesa written as "Mesa" and IGT written as "IGT". And it's "source root > > directory", not "home directory". > > > > Does the assembler require specific build options for Mesa? Note them here. > > Yes, it does - but the options are hardcoded in this script - so, mentioning them in the help function is irrelevant... I'm asking about the Mesa _build_ options. This script doesn't build Mesa, it just uses it. From a quick check that would be -Dtools=intel that is required. -- Petri Latvala _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel 2020-02-20 10:10 ` Petri Latvala @ 2020-02-20 20:22 ` Abodunrin, Akeem G 2020-02-21 9:58 ` Petri Latvala 0 siblings, 1 reply; 9+ messages in thread From: Abodunrin, Akeem G @ 2020-02-20 20:22 UTC (permalink / raw) To: Latvala, Petri Cc: Luck, Tony, Aran, Omer, Nikula, Jani, Wilson, Chris P, Stewart, David C, igt-dev@lists.freedesktop.org, Pathi, Pragyansri, Bloomfield, Jon, Vetter, Daniel, Kuoppala, Mika > On Thu, Feb 20, 2020 at 03:06:09AM +0200, Abodunrin, Akeem G wrote: > > > > +export ASSEMBLY_SOURCE=./tools/assembly_source > > > > + > > > > +function get_help { > > > > + echo "Usage: asm_eu_kernel.sh [options]" > > > > + echo "Remember to run this as root" > > > > > > I can't spot why this would need root. > > Since we are generating new file, and writing to it - the script > > definitely needs root access... otherwise commands like this " > > prefix_header $i915_filename "Media CB Kernel for gen7.5 devices"" > > fails > > That's no reason to need root. That's just a reason to need write access to the > directory where you're creating the files. > > As you require the script to be run in IGT source root and writing to $cwd, you > need write access to IGT source root. Which shouldn't be root-owned. I got you - but I don't think this is a big deal - I will remove it in the next spin... but not sure it adds any value at this point. > > > > > > > > > > > > + echo " " > > > > + echo "Please make sure your MESA tool is compiled, and > > > > + run this script > > > from igt home directory" > > > > > > Mesa written as "Mesa" and IGT written as "IGT". And it's "source > > > root directory", not "home directory". > > > > > > Does the assembler require specific build options for Mesa? Note them here. > > > > Yes, it does - but the options are hardcoded in this script - so, mentioning them > in the help function is irrelevant... > > I'm asking about the Mesa _build_ options. This script doesn't build Mesa, it just > uses it. > > From a quick check that would be -Dtools=intel that is required. I don't think Mesa requires Kernel build options to work, AFAIK - it is a standalone tool that could be installed in different ways as mentioned here "https://www.mesa3d.org/install.html" - So, no need for that information. > > > > -- > Petri Latvala _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 9+ messages in thread
* Re: [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel 2020-02-20 20:22 ` Abodunrin, Akeem G @ 2020-02-21 9:58 ` Petri Latvala 0 siblings, 0 replies; 9+ messages in thread From: Petri Latvala @ 2020-02-21 9:58 UTC (permalink / raw) To: Abodunrin, Akeem G Cc: Luck, Tony, Aran, Omer, Nikula, Jani, Wilson, Chris P, Stewart, David C, igt-dev@lists.freedesktop.org, Pathi, Pragyansri, Bloomfield, Jon, Vetter, Daniel, Kuoppala, Mika On Thu, Feb 20, 2020 at 10:22:48PM +0200, Abodunrin, Akeem G wrote: > > On Thu, Feb 20, 2020 at 03:06:09AM +0200, Abodunrin, Akeem G wrote: > > > > > +export ASSEMBLY_SOURCE=./tools/assembly_source > > > > > + > > > > > +function get_help { > > > > > + echo "Usage: asm_eu_kernel.sh [options]" > > > > > + echo "Remember to run this as root" > > > > > > > > I can't spot why this would need root. > > > Since we are generating new file, and writing to it - the script > > > definitely needs root access... otherwise commands like this " > > > prefix_header $i915_filename "Media CB Kernel for gen7.5 devices"" > > > fails > > > > That's no reason to need root. That's just a reason to need write access to the > > directory where you're creating the files. > > > > As you require the script to be run in IGT source root and writing to $cwd, you > > need write access to IGT source root. Which shouldn't be root-owned. > > I got you - but I don't think this is a big deal - I will remove it in the next spin... but not sure it adds any value at this point. > > > > > > > > > > > > > > > > > + echo " " > > > > > + echo "Please make sure your MESA tool is compiled, and > > > > > + run this script > > > > from igt home directory" > > > > > > > > Mesa written as "Mesa" and IGT written as "IGT". And it's "source > > > > root directory", not "home directory". > > > > > > > > Does the assembler require specific build options for Mesa? Note them here. > > > > > > Yes, it does - but the options are hardcoded in this script - so, mentioning them > > in the help function is irrelevant... > > > > I'm asking about the Mesa _build_ options. This script doesn't build Mesa, it just > > uses it. > > > > From a quick check that would be -Dtools=intel that is required. > I don't think Mesa requires Kernel build options to work, AFAIK - it is a standalone tool that could be installed in different ways as mentioned here "https://www.mesa3d.org/install.html" - So, no need for that information. Kernel build options? When I said Mesa, I meant Mesa. The line that states "make sure your Mesa tool is compiled" needs to add " with -Dtools=intel " because the assembler won't be there otherwise! -- Petri Latvala _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 9+ messages in thread
* [igt-dev] ✓ Fi.CI.BAT: success for Support to assemble CB kernel for gen7 devs 2020-02-18 16:35 [igt-dev] [PATCH i-g-t 0/1] Support to assemble CB kernel for gen7 devs Akeem G Abodunrin 2020-02-18 16:35 ` [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel Akeem G Abodunrin @ 2020-02-19 0:28 ` Patchwork 2020-02-20 12:46 ` [igt-dev] ✓ Fi.CI.IGT: " Patchwork 2 siblings, 0 replies; 9+ messages in thread From: Patchwork @ 2020-02-19 0:28 UTC (permalink / raw) To: Akeem G Abodunrin; +Cc: igt-dev == Series Details == Series: Support to assemble CB kernel for gen7 devs URL : https://patchwork.freedesktop.org/series/73617/ State : success == Summary == CI Bug Log - changes from CI_DRM_7963 -> IGTPW_4181 ==================================================== Summary ------- **SUCCESS** No regressions found. External URL: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/index.html Known issues ------------ Here are the changes found in IGTPW_4181 that come from known issues: ### IGT changes ### #### Issues hit #### * igt@i915_selftest@live_sanitycheck: - fi-icl-u3: [PASS][1] -> [DMESG-WARN][2] ([i915#585]) +39 similar issues [1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/fi-icl-u3/igt@i915_selftest@live_sanitycheck.html [2]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/fi-icl-u3/igt@i915_selftest@live_sanitycheck.html * igt@kms_pipe_crc_basic@suspend-read-crc-pipe-a: - fi-cml-u2: [PASS][3] -> [FAIL][4] ([fdo#103375]) [3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/fi-cml-u2/igt@kms_pipe_crc_basic@suspend-read-crc-pipe-a.html [4]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/fi-cml-u2/igt@kms_pipe_crc_basic@suspend-read-crc-pipe-a.html #### Possible fixes #### * igt@gem_close_race@basic-threads: - fi-hsw-peppy: [INCOMPLETE][5] ([i915#694] / [i915#816]) -> [PASS][6] [5]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/fi-hsw-peppy/igt@gem_close_race@basic-threads.html [6]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/fi-hsw-peppy/igt@gem_close_race@basic-threads.html - fi-byt-n2820: [INCOMPLETE][7] ([i915#45]) -> [PASS][8] [7]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/fi-byt-n2820/igt@gem_close_race@basic-threads.html [8]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/fi-byt-n2820/igt@gem_close_race@basic-threads.html * igt@i915_selftest@live_active: - fi-icl-dsi: [DMESG-FAIL][9] ([i915#765]) -> [PASS][10] [9]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/fi-icl-dsi/igt@i915_selftest@live_active.html [10]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/fi-icl-dsi/igt@i915_selftest@live_active.html * igt@i915_selftest@live_gt_heartbeat: - fi-kbl-7500u: [DMESG-FAIL][11] ([fdo#112406]) -> [PASS][12] [11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/fi-kbl-7500u/igt@i915_selftest@live_gt_heartbeat.html [12]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/fi-kbl-7500u/igt@i915_selftest@live_gt_heartbeat.html * igt@kms_flip@basic-flip-vs-wf_vblank: - fi-bsw-n3050: [FAIL][13] ([i915#34]) -> [PASS][14] [13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/fi-bsw-n3050/igt@kms_flip@basic-flip-vs-wf_vblank.html [14]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/fi-bsw-n3050/igt@kms_flip@basic-flip-vs-wf_vblank.html #### Warnings #### * igt@i915_pm_rpm@basic-rte: - fi-kbl-guc: [FAIL][15] ([i915#579]) -> [SKIP][16] ([fdo#109271]) [15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/fi-kbl-guc/igt@i915_pm_rpm@basic-rte.html [16]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/fi-kbl-guc/igt@i915_pm_rpm@basic-rte.html * igt@kms_chamelium@dp-hpd-fast: - fi-icl-u3: [SKIP][17] ([fdo#109284] / [fdo#111827]) -> [SKIP][18] ([fdo#109284] / [fdo#111827] / [i915#585]) [17]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/fi-icl-u3/igt@kms_chamelium@dp-hpd-fast.html [18]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/fi-icl-u3/igt@kms_chamelium@dp-hpd-fast.html * igt@kms_force_connector_basic@force-load-detect: - fi-icl-u3: [SKIP][19] ([fdo#109285]) -> [SKIP][20] ([fdo#109285] / [i915#585]) [19]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/fi-icl-u3/igt@kms_force_connector_basic@force-load-detect.html [20]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/fi-icl-u3/igt@kms_force_connector_basic@force-load-detect.html [fdo#103375]: https://bugs.freedesktop.org/show_bug.cgi?id=103375 [fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271 [fdo#109284]: https://bugs.freedesktop.org/show_bug.cgi?id=109284 [fdo#109285]: https://bugs.freedesktop.org/show_bug.cgi?id=109285 [fdo#111827]: https://bugs.freedesktop.org/show_bug.cgi?id=111827 [fdo#112406]: https://bugs.freedesktop.org/show_bug.cgi?id=112406 [i915#34]: https://gitlab.freedesktop.org/drm/intel/issues/34 [i915#45]: https://gitlab.freedesktop.org/drm/intel/issues/45 [i915#579]: https://gitlab.freedesktop.org/drm/intel/issues/579 [i915#585]: https://gitlab.freedesktop.org/drm/intel/issues/585 [i915#694]: https://gitlab.freedesktop.org/drm/intel/issues/694 [i915#765]: https://gitlab.freedesktop.org/drm/intel/issues/765 [i915#816]: https://gitlab.freedesktop.org/drm/intel/issues/816 Participating hosts (50 -> 39) ------------------------------ Missing (11): fi-ilk-m540 fi-hsw-4200u fi-glk-dsi fi-bsw-cyan fi-ctg-p8600 fi-skl-6700k2 fi-skl-lmem fi-bdw-samus fi-bsw-kefka fi-bsw-nick fi-skl-6600u Build changes ------------- * CI: CI-20190529 -> None * IGT: IGT_5448 -> IGTPW_4181 CI-20190529: 20190529 CI_DRM_7963: e0d737598eb749378a5dc4ed3dfafc6f79d512cb @ git://anongit.freedesktop.org/gfx-ci/linux IGTPW_4181: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/index.html IGT_5448: 116020b1f83c1b3994c76882df7f77b6731d78ba @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools == Logs == For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/index.html _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 9+ messages in thread
* [igt-dev] ✓ Fi.CI.IGT: success for Support to assemble CB kernel for gen7 devs 2020-02-18 16:35 [igt-dev] [PATCH i-g-t 0/1] Support to assemble CB kernel for gen7 devs Akeem G Abodunrin 2020-02-18 16:35 ` [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel Akeem G Abodunrin 2020-02-19 0:28 ` [igt-dev] ✓ Fi.CI.BAT: success for Support to assemble CB kernel for gen7 devs Patchwork @ 2020-02-20 12:46 ` Patchwork 2 siblings, 0 replies; 9+ messages in thread From: Patchwork @ 2020-02-20 12:46 UTC (permalink / raw) To: Akeem G Abodunrin; +Cc: igt-dev == Series Details == Series: Support to assemble CB kernel for gen7 devs URL : https://patchwork.freedesktop.org/series/73617/ State : success == Summary == CI Bug Log - changes from CI_DRM_7963_full -> IGTPW_4181_full ==================================================== Summary ------- **SUCCESS** No regressions found. External URL: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/index.html Known issues ------------ Here are the changes found in IGTPW_4181_full that come from known issues: ### IGT changes ### #### Issues hit #### * igt@gem_busy@busy-vcs1: - shard-iclb: [PASS][1] -> [SKIP][2] ([fdo#112080]) +11 similar issues [1]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb1/igt@gem_busy@busy-vcs1.html [2]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb3/igt@gem_busy@busy-vcs1.html * igt@gem_exec_schedule@pi-shared-iova-bsd: - shard-iclb: [PASS][3] -> [SKIP][4] ([i915#677]) +1 similar issue [3]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb8/igt@gem_exec_schedule@pi-shared-iova-bsd.html [4]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb4/igt@gem_exec_schedule@pi-shared-iova-bsd.html * igt@gem_exec_schedule@wide-bsd: - shard-iclb: [PASS][5] -> [SKIP][6] ([fdo#112146]) +4 similar issues [5]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb5/igt@gem_exec_schedule@wide-bsd.html [6]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb2/igt@gem_exec_schedule@wide-bsd.html * igt@gem_partial_pwrite_pread@reads-uncached: - shard-hsw: [PASS][7] -> [FAIL][8] ([i915#694]) +1 similar issue [7]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-hsw2/igt@gem_partial_pwrite_pread@reads-uncached.html [8]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-hsw6/igt@gem_partial_pwrite_pread@reads-uncached.html * igt@i915_selftest@live_gt_lrc: - shard-tglb: [PASS][9] -> [INCOMPLETE][10] ([i915#1233]) [9]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-tglb8/igt@i915_selftest@live_gt_lrc.html [10]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-tglb8/igt@i915_selftest@live_gt_lrc.html * igt@i915_suspend@forcewake: - shard-kbl: [PASS][11] -> [INCOMPLETE][12] ([fdo#103665] / [fdo#112219]) [11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-kbl3/igt@i915_suspend@forcewake.html [12]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-kbl4/igt@i915_suspend@forcewake.html * igt@kms_cursor_crc@pipe-b-cursor-64x64-sliding: - shard-glk: [PASS][13] -> [FAIL][14] ([i915#54]) [13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-glk2/igt@kms_cursor_crc@pipe-b-cursor-64x64-sliding.html [14]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-glk8/igt@kms_cursor_crc@pipe-b-cursor-64x64-sliding.html * igt@kms_cursor_crc@pipe-c-cursor-suspend: - shard-apl: [PASS][15] -> [DMESG-WARN][16] ([i915#180]) +1 similar issue [15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-apl1/igt@kms_cursor_crc@pipe-c-cursor-suspend.html [16]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-apl1/igt@kms_cursor_crc@pipe-c-cursor-suspend.html * igt@kms_flip@flip-vs-absolute-wf_vblank: - shard-tglb: [PASS][17] -> [FAIL][18] ([i915#488]) [17]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-tglb5/igt@kms_flip@flip-vs-absolute-wf_vblank.html [18]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-tglb3/igt@kms_flip@flip-vs-absolute-wf_vblank.html * igt@kms_plane_lowres@pipe-a-tiling-y: - shard-glk: [PASS][19] -> [FAIL][20] ([i915#899]) [19]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-glk9/igt@kms_plane_lowres@pipe-a-tiling-y.html [20]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-glk1/igt@kms_plane_lowres@pipe-a-tiling-y.html * igt@kms_psr@psr2_cursor_blt: - shard-iclb: [PASS][21] -> [SKIP][22] ([fdo#109441]) +1 similar issue [21]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb2/igt@kms_psr@psr2_cursor_blt.html [22]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb7/igt@kms_psr@psr2_cursor_blt.html * igt@kms_psr@psr2_cursor_mmap_cpu: - shard-tglb: [PASS][23] -> [SKIP][24] ([i915#668]) +2 similar issues [23]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-tglb8/igt@kms_psr@psr2_cursor_mmap_cpu.html [24]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-tglb5/igt@kms_psr@psr2_cursor_mmap_cpu.html * igt@perf_pmu@cpu-hotplug: - shard-hsw: [PASS][25] -> [INCOMPLETE][26] ([i915#1176] / [i915#61]) [25]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-hsw2/igt@perf_pmu@cpu-hotplug.html [26]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-hsw4/igt@perf_pmu@cpu-hotplug.html * igt@prime_busy@hang-bsd2: - shard-iclb: [PASS][27] -> [SKIP][28] ([fdo#109276]) +16 similar issues [27]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb4/igt@prime_busy@hang-bsd2.html [28]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb7/igt@prime_busy@hang-bsd2.html * igt@prime_mmap_coherency@read: - shard-hsw: [PASS][29] -> [FAIL][30] ([i915#914]) [29]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-hsw6/igt@prime_mmap_coherency@read.html [30]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-hsw1/igt@prime_mmap_coherency@read.html #### Possible fixes #### * igt@gem_busy@extended-parallel-vcs1: - shard-iclb: [SKIP][31] ([fdo#112080]) -> [PASS][32] +11 similar issues [31]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb7/igt@gem_busy@extended-parallel-vcs1.html [32]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb2/igt@gem_busy@extended-parallel-vcs1.html * {igt@gem_ctx_persistence@close-replace-race}: - shard-iclb: [FAIL][33] ([i915#1241]) -> [PASS][34] [33]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb1/igt@gem_ctx_persistence@close-replace-race.html [34]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb8/igt@gem_ctx_persistence@close-replace-race.html * igt@gem_exec_balancer@smoke: - shard-iclb: [SKIP][35] ([fdo#110854]) -> [PASS][36] [35]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb5/igt@gem_exec_balancer@smoke.html [36]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb1/igt@gem_exec_balancer@smoke.html * {igt@gem_exec_schedule@implicit-both-bsd1}: - shard-iclb: [SKIP][37] ([fdo#109276] / [i915#677]) -> [PASS][38] +1 similar issue [37]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb7/igt@gem_exec_schedule@implicit-both-bsd1.html [38]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb4/igt@gem_exec_schedule@implicit-both-bsd1.html * igt@gem_exec_schedule@pi-distinct-iova-bsd: - shard-iclb: [SKIP][39] ([i915#677]) -> [PASS][40] +2 similar issues [39]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb1/igt@gem_exec_schedule@pi-distinct-iova-bsd.html [40]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb8/igt@gem_exec_schedule@pi-distinct-iova-bsd.html * igt@gem_exec_schedule@preempt-queue-bsd: - shard-iclb: [SKIP][41] ([fdo#112146]) -> [PASS][42] +3 similar issues [41]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb2/igt@gem_exec_schedule@preempt-queue-bsd.html [42]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb7/igt@gem_exec_schedule@preempt-queue-bsd.html * igt@gem_ppgtt@flink-and-close-vma-leak: - shard-apl: [FAIL][43] ([i915#644]) -> [PASS][44] [43]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-apl1/igt@gem_ppgtt@flink-and-close-vma-leak.html [44]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-apl1/igt@gem_ppgtt@flink-and-close-vma-leak.html * igt@gem_userptr_blits@dmabuf-sync: - shard-snb: [DMESG-WARN][45] ([fdo#111870] / [i915#478]) -> [PASS][46] [45]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-snb2/igt@gem_userptr_blits@dmabuf-sync.html [46]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-snb7/igt@gem_userptr_blits@dmabuf-sync.html * igt@kms_color@pipe-b-ctm-blue-to-red: - shard-apl: [FAIL][47] ([i915#129]) -> [PASS][48] [47]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-apl8/igt@kms_color@pipe-b-ctm-blue-to-red.html [48]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-apl6/igt@kms_color@pipe-b-ctm-blue-to-red.html - shard-kbl: [FAIL][49] ([i915#129]) -> [PASS][50] [49]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-kbl2/igt@kms_color@pipe-b-ctm-blue-to-red.html [50]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-kbl7/igt@kms_color@pipe-b-ctm-blue-to-red.html * igt@kms_cursor_crc@pipe-a-cursor-size-change: - shard-snb: [SKIP][51] ([fdo#109271]) -> [PASS][52] +1 similar issue [51]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-snb4/igt@kms_cursor_crc@pipe-a-cursor-size-change.html [52]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-snb7/igt@kms_cursor_crc@pipe-a-cursor-size-change.html * igt@kms_cursor_legacy@2x-long-cursor-vs-flip-legacy: - shard-hsw: [FAIL][53] ([i915#96]) -> [PASS][54] [53]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-hsw8/igt@kms_cursor_legacy@2x-long-cursor-vs-flip-legacy.html [54]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-hsw2/igt@kms_cursor_legacy@2x-long-cursor-vs-flip-legacy.html * igt@kms_fbcon_fbt@fbc-suspend: - shard-kbl: [DMESG-WARN][55] ([i915#180]) -> [PASS][56] [55]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-kbl1/igt@kms_fbcon_fbt@fbc-suspend.html [56]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-kbl3/igt@kms_fbcon_fbt@fbc-suspend.html * igt@kms_flip@flip-vs-suspend-interruptible: - shard-hsw: [INCOMPLETE][57] ([i915#61]) -> [PASS][58] [57]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-hsw2/igt@kms_flip@flip-vs-suspend-interruptible.html [58]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-hsw1/igt@kms_flip@flip-vs-suspend-interruptible.html * igt@kms_frontbuffer_tracking@psr-1p-rte: - shard-tglb: [SKIP][59] ([i915#668]) -> [PASS][60] [59]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-tglb5/igt@kms_frontbuffer_tracking@psr-1p-rte.html [60]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-tglb3/igt@kms_frontbuffer_tracking@psr-1p-rte.html * igt@kms_plane@plane-panning-bottom-right-suspend-pipe-b-planes: - shard-apl: [DMESG-WARN][61] ([i915#180]) -> [PASS][62] +2 similar issues [61]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-apl1/igt@kms_plane@plane-panning-bottom-right-suspend-pipe-b-planes.html [62]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-apl2/igt@kms_plane@plane-panning-bottom-right-suspend-pipe-b-planes.html * igt@kms_plane_lowres@pipe-a-tiling-x: - shard-glk: [FAIL][63] ([i915#899]) -> [PASS][64] [63]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-glk9/igt@kms_plane_lowres@pipe-a-tiling-x.html [64]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-glk8/igt@kms_plane_lowres@pipe-a-tiling-x.html * igt@kms_psr@no_drrs: - shard-iclb: [FAIL][65] ([i915#173]) -> [PASS][66] [65]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb1/igt@kms_psr@no_drrs.html [66]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb4/igt@kms_psr@no_drrs.html * igt@kms_psr@psr2_cursor_plane_move: - shard-iclb: [SKIP][67] ([fdo#109441]) -> [PASS][68] +1 similar issue [67]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb4/igt@kms_psr@psr2_cursor_plane_move.html [68]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb2/igt@kms_psr@psr2_cursor_plane_move.html * igt@kms_setmode@basic: - shard-apl: [FAIL][69] ([i915#31]) -> [PASS][70] [69]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-apl2/igt@kms_setmode@basic.html [70]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-apl4/igt@kms_setmode@basic.html * igt@kms_vblank@pipe-c-ts-continuation-dpms-suspend: - shard-kbl: [INCOMPLETE][71] ([fdo#103665]) -> [PASS][72] +1 similar issue [71]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-kbl6/igt@kms_vblank@pipe-c-ts-continuation-dpms-suspend.html [72]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-kbl2/igt@kms_vblank@pipe-c-ts-continuation-dpms-suspend.html * igt@perf@short-reads: - shard-kbl: [TIMEOUT][73] ([fdo#112271] / [i915#51]) -> [PASS][74] [73]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-kbl6/igt@perf@short-reads.html [74]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-kbl1/igt@perf@short-reads.html * igt@prime_mmap_coherency@ioctl-errors: - shard-hsw: [FAIL][75] ([i915#831]) -> [PASS][76] [75]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-hsw2/igt@prime_mmap_coherency@ioctl-errors.html [76]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-hsw1/igt@prime_mmap_coherency@ioctl-errors.html * igt@prime_vgem@fence-wait-bsd2: - shard-iclb: [SKIP][77] ([fdo#109276]) -> [PASS][78] +10 similar issues [77]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb8/igt@prime_vgem@fence-wait-bsd2.html [78]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb4/igt@prime_vgem@fence-wait-bsd2.html #### Warnings #### * igt@gem_ctx_isolation@vcs1-nonpriv: - shard-iclb: [SKIP][79] ([fdo#112080]) -> [FAIL][80] ([IGT#28]) +1 similar issue [79]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb6/igt@gem_ctx_isolation@vcs1-nonpriv.html [80]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb2/igt@gem_ctx_isolation@vcs1-nonpriv.html * igt@gem_tiled_blits@interruptible: - shard-hsw: [FAIL][81] ([i915#818]) -> [FAIL][82] ([i915#694]) [81]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-hsw1/igt@gem_tiled_blits@interruptible.html [82]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-hsw2/igt@gem_tiled_blits@interruptible.html * igt@i915_pm_dc@dc6-dpms: - shard-tglb: [FAIL][83] ([i915#454]) -> [SKIP][84] ([i915#468]) [83]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-tglb1/igt@i915_pm_dc@dc6-dpms.html [84]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-tglb2/igt@i915_pm_dc@dc6-dpms.html * igt@kms_dp_dsc@basic-dsc-enable-edp: - shard-iclb: [SKIP][85] ([fdo#109349]) -> [DMESG-WARN][86] ([i915#1226]) [85]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_7963/shard-iclb7/igt@kms_dp_dsc@basic-dsc-enable-edp.html [86]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/shard-iclb2/igt@kms_dp_dsc@basic-dsc-enable-edp.html {name}: This element is suppressed. This means it is ignored when computing the status of the difference (SUCCESS, WARNING, or FAILURE). [IGT#28]: https://gitlab.freedesktop.org/drm/igt-gpu-tools/issues/28 [fdo#103665]: https://bugs.freedesktop.org/show_bug.cgi?id=103665 [fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271 [fdo#109276]: https://bugs.freedesktop.org/show_bug.cgi?id=109276 [fdo#109349]: https://bugs.freedesktop.org/show_bug.cgi?id=109349 [fdo#109441]: https://bugs.freedesktop.org/show_bug.cgi?id=109441 [fdo#110854]: https://bugs.freedesktop.org/show_bug.cgi?id=110854 [fdo#111870]: https://bugs.freedesktop.org/show_bug.cgi?id=111870 [fdo#112080]: https://bugs.freedesktop.org/show_bug.cgi?id=112080 [fdo#112146]: https://bugs.freedesktop.org/show_bug.cgi?id=112146 [fdo#112219]: https://bugs.freedesktop.org/show_bug.cgi?id=112219 [fdo#112271]: https://bugs.freedesktop.org/show_bug.cgi?id=112271 [i915#1176]: https://gitlab.freedesktop.org/drm/intel/issues/1176 [i915#1226]: https://gitlab.freedesktop.org/drm/intel/issues/1226 [i915#1233]: https://gitlab.freedesktop.org/drm/intel/issues/1233 [i915#1241]: https://gitlab.freedesktop.org/drm/intel/issues/1241 [i915#129]: https://gitlab.freedesktop.org/drm/intel/issues/129 [i915#173]: https://gitlab.freedesktop.org/drm/intel/issues/173 [i915#180]: https://gitlab.freedesktop.org/drm/intel/issues/180 [i915#31]: https://gitlab.freedesktop.org/drm/intel/issues/31 [i915#454]: https://gitlab.freedesktop.org/drm/intel/issues/454 [i915#468]: https://gitlab.freedesktop.org/drm/intel/issues/468 [i915#478]: https://gitlab.freedesktop.org/drm/intel/issues/478 [i915#488]: https://gitlab.freedesktop.org/drm/intel/issues/488 [i915#51]: https://gitlab.freedesktop.org/drm/intel/issues/51 [i915#54]: https://gitlab.freedesktop.org/drm/intel/issues/54 [i915#58]: https://gitlab.freedesktop.org/drm/intel/issues/58 [i915#61]: https://gitlab.freedesktop.org/drm/intel/issues/61 [i915#644]: https://gitlab.freedesktop.org/drm/intel/issues/644 [i915#668]: https://gitlab.freedesktop.org/drm/intel/issues/668 [i915#677]: https://gitlab.freedesktop.org/drm/intel/issues/677 [i915#694]: https://gitlab.freedesktop.org/drm/intel/issues/694 [i915#818]: https://gitlab.freedesktop.org/drm/intel/issues/818 [i915#831]: https://gitlab.freedesktop.org/drm/intel/issues/831 [i915#899]: https://gitlab.freedesktop.org/drm/intel/issues/899 [i915#914]: https://gitlab.freedesktop.org/drm/intel/issues/914 [i915#96]: https://gitlab.freedesktop.org/drm/intel/issues/96 [k.org#198133]: https://bugzilla.kernel.org/show_bug.cgi?id=198133 Participating hosts (10 -> 8) ------------------------------ Missing (2): pig-skl-6260u pig-glk-j5005 Build changes ------------- * CI: CI-20190529 -> None * IGT: IGT_5448 -> IGTPW_4181 * Piglit: piglit_4509 -> None CI-20190529: 20190529 CI_DRM_7963: e0d737598eb749378a5dc4ed3dfafc6f79d512cb @ git://anongit.freedesktop.org/gfx-ci/linux IGTPW_4181: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/index.html IGT_5448: 116020b1f83c1b3994c76882df7f77b6731d78ba @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools piglit_4509: fdc5a4ca11124ab8413c7988896eec4c97336694 @ git://anongit.freedesktop.org/piglit == Logs == For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_4181/index.html _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 9+ messages in thread
end of thread, other threads:[~2020-02-21 9:58 UTC | newest] Thread overview: 9+ messages (download: mbox.gz follow: Atom feed -- links below jump to the message on this page -- 2020-02-18 16:35 [igt-dev] [PATCH i-g-t 0/1] Support to assemble CB kernel for gen7 devs Akeem G Abodunrin 2020-02-18 16:35 ` [igt-dev] [PATCH i-g-t 1/1] tools/generate_cb_buffer: Add script to assemble CB kernel Akeem G Abodunrin 2020-02-19 11:06 ` Petri Latvala 2020-02-20 1:06 ` Abodunrin, Akeem G 2020-02-20 10:10 ` Petri Latvala 2020-02-20 20:22 ` Abodunrin, Akeem G 2020-02-21 9:58 ` Petri Latvala 2020-02-19 0:28 ` [igt-dev] ✓ Fi.CI.BAT: success for Support to assemble CB kernel for gen7 devs Patchwork 2020-02-20 12:46 ` [igt-dev] ✓ Fi.CI.IGT: " Patchwork
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox