public inbox for intel-gfx@lists.freedesktop.org
 help / color / mirror / Atom feed
From: Vidya Srinivas <vidya.srinivas@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: ville.syrjala@intel.com,
	Vidya Srinivas <vidya.srinivas@intel.com>,
	maarten.lankhorst@intel.com
Subject: [PATCH v14 16/17] drm/i915: Enable YUV to RGB for Gen10 in Plane Ctrl Reg
Date: Thu, 15 Mar 2018 13:47:40 +0530	[thread overview]
Message-ID: <1521101861-26324-17-git-send-email-vidya.srinivas@intel.com> (raw)
In-Reply-To: <1521101861-26324-1-git-send-email-vidya.srinivas@intel.com>

If the fb format is YUV, enable the plane CSC mode bits
for the conversion.

v2: Addressed review comments from Shashank Sharma
Alignment issue fixed in i915_reg.h

v3: Adding Reviewed By from Shashank Sharma

v4: Rebased the patch. As part of rebasing, re-using
the color series defines which are already merged.
plane_state->base.color_encoding might not be set for
NV12. For now, just using PLANE_COLOR_CSC_MODE_YUV709_TO_RGB709
in glk_plane_color_ctl if format is NV12.

v5: Added reviewed by from Juha-Pekka Heikkila

Reviewed-by: Shashank Sharma <shashank.sharma@intel.com>
Reviewed-by: Juha-Pekka Heikkila <juhapekka.heikkila@gmail.com>
Signed-off-by: Vidya Srinivas <vidya.srinivas@intel.com>
---
 drivers/gpu/drm/i915/intel_display.c | 7 ++++++-
 1 file changed, 6 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
index ab81b22..5199e99 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -3633,6 +3633,11 @@ u32 glk_plane_color_ctl(const struct intel_crtc_state *crtc_state,
 	plane_color_ctl |= glk_plane_color_ctl_alpha(fb->format->format);
 
 	if (intel_format_is_yuv(fb->format->format)) {
+		if (fb->format->format == DRM_FORMAT_NV12) {
+			plane_color_ctl |=
+				PLANE_COLOR_CSC_MODE_YUV709_TO_RGB709;
+			goto out;
+		}
 		if (plane_state->base.color_encoding == DRM_COLOR_YCBCR_BT709)
 			plane_color_ctl |= PLANE_COLOR_CSC_MODE_YUV709_TO_RGB709;
 		else
@@ -3641,7 +3646,7 @@ u32 glk_plane_color_ctl(const struct intel_crtc_state *crtc_state,
 		if (plane_state->base.color_range == DRM_COLOR_YCBCR_FULL_RANGE)
 			plane_color_ctl |= PLANE_COLOR_YUV_RANGE_CORRECTION_DISABLE;
 	}
-
+out:
 	return plane_color_ctl;
 }
 
-- 
2.7.4

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2018-03-15  8:21 UTC|newest]

Thread overview: 23+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-03-15  8:17 [PATCH v14 00/17] Add NV12 support Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 01/17] drm/i915/skl+: rename skl_wm_values struct to skl_ddb_values Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 02/17] drm/i915/skl+: refactor WM calculation for NV12 Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 03/17] drm/i915/skl+: add NV12 in skl_format_to_fourcc Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 04/17] drm/i915/skl+: support verification of DDB HW state for NV12 Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 05/17] drm/i915/skl+: NV12 related changes for WM Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 06/17] drm/i915/skl+: pass skl_wm_level struct to wm compute func Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 07/17] drm/i915/skl+: make sure higher latency level has higher wm value Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 08/17] drm/i915/skl+: nv12 workaround disable WM level 1-7 Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 09/17] drm/i915/skl: split skl_compute_ddb function Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 10/17] drm/i915: Set scaler mode for NV12 Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 11/17] drm/i915: Update format_is_yuv() to include NV12 Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 12/17] drm/i915: Upscale scaler max scale for NV12 Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 13/17] drm/i915: Add NV12 as supported format for primary plane Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 14/17] drm/i915: Add NV12 as supported format for sprite plane Vidya Srinivas
2018-03-15  8:17 ` [PATCH v14 15/17] drm/i915: Add NV12 support to intel_framebuffer_init Vidya Srinivas
2018-03-15  8:17 ` Vidya Srinivas [this message]
2018-03-15  8:17 ` [PATCH v14 17/17] drm/i915: Display WA 827 Vidya Srinivas
2018-03-15  8:45 ` ✗ Fi.CI.BAT: failure for Add NV12 support (rev2) Patchwork
2018-03-15 12:06 ` ✓ Fi.CI.BAT: success " Patchwork
2018-03-15 14:05 ` ✗ Fi.CI.IGT: failure " Patchwork
2018-03-16  8:45 ` ✓ Fi.CI.BAT: success " Patchwork
2018-03-16 10:07 ` ✗ Fi.CI.IGT: failure " Patchwork

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=1521101861-26324-17-git-send-email-vidya.srinivas@intel.com \
    --to=vidya.srinivas@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=maarten.lankhorst@intel.com \
    --cc=ville.syrjala@intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox