From: Sean Paul <sean@poorly.run>
To: abhinavk@codeaurora.org
Cc: Sean Paul <sean@poorly.run>,
dri-devel@lists.freedesktop.org, intel-gfx@lists.freedesktop.org,
freedreno@lists.freedesktop.org, swboyd@chromium.org,
Sean Paul <seanpaul@chromium.org>
Subject: Re: [Intel-gfx] [Freedreno] [PATCH v2 00/13] drm/hdcp: Pull HDCP auth/exchange/check into helpers
Date: Tue, 28 Sep 2021 14:06:19 -0400 [thread overview]
Message-ID: <20210928180619.GU2515@art_vandelay> (raw)
In-Reply-To: <6ccc0ce547ccb015a114a9a1292d59f6@codeaurora.org>
On Tue, Sep 21, 2021 at 07:30:29PM -0700, abhinavk@codeaurora.org wrote:
> Hi Sean
>
> On 2021-09-15 13:38, Sean Paul wrote:
> > From: Sean Paul <seanpaul@chromium.org>
> >
> > Hello again,
> > This is the second version of the HDCP helper patchset. See version 1
> > here: https://patchwork.freedesktop.org/series/94623/
> >
> > In this second version, I've fixed up the oopsies exposed by 0-day and
> > yamllint and incorporated early review feedback from the dt/dts reviews.
> >
> > Please take a look,
> >
> > Sean
>
> One question overall on the series:
>
> 1) Regarding validation, did you run any secure video to check the
> transitions?
Yep, the transitions look good, no visual artifacts.
Unplug/replug/suspend/resume all seem to be behaving as expected.
> 2) Is running HDCP 1x compliance also part of the validation efforts?
If Qualcomm has the ability to run validation, I'd be very keen to get some
help in that regard.
Sean
>
> Thanks
>
> Abhinav
>
> >
> > Sean Paul (13):
> > drm/hdcp: Add drm_hdcp_atomic_check()
> > drm/hdcp: Avoid changing crtc state in hdcp atomic check
> > drm/hdcp: Update property value on content type and user changes
> > drm/hdcp: Expand HDCP helper library for enable/disable/check
> > drm/i915/hdcp: Consolidate HDCP setup/state cache
> > drm/i915/hdcp: Retain hdcp_capable return codes
> > drm/i915/hdcp: Use HDCP helpers for i915
> > drm/msm/dpu_kms: Re-order dpu includes
> > drm/msm/dpu: Remove useless checks in dpu_encoder
> > drm/msm/dpu: Remove encoder->enable() hack
> > drm/msm/dp: Re-order dp_audio_put in deinit_sub_modules
> > dt-bindings: msm/dp: Add bindings for HDCP registers
> > drm/msm: Implement HDCP 1.x using the new drm HDCP helpers
> >
> > .../bindings/display/msm/dp-controller.yaml | 7 +-
> > arch/arm64/boot/dts/qcom/sc7180.dtsi | 4 +-
> > drivers/gpu/drm/drm_hdcp.c | 1197 ++++++++++++++++-
> > drivers/gpu/drm/i915/display/intel_atomic.c | 7 +-
> > drivers/gpu/drm/i915/display/intel_ddi.c | 29 +-
> > .../drm/i915/display/intel_display_debugfs.c | 11 +-
> > .../drm/i915/display/intel_display_types.h | 58 +-
> > drivers/gpu/drm/i915/display/intel_dp_hdcp.c | 345 ++---
> > drivers/gpu/drm/i915/display/intel_dp_mst.c | 17 +-
> > drivers/gpu/drm/i915/display/intel_hdcp.c | 1011 +++-----------
> > drivers/gpu/drm/i915/display/intel_hdcp.h | 35 +-
> > drivers/gpu/drm/i915/display/intel_hdmi.c | 256 ++--
> > drivers/gpu/drm/msm/Makefile | 1 +
> > drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 17 +-
> > drivers/gpu/drm/msm/disp/dpu1/dpu_kms.c | 30 +-
> > drivers/gpu/drm/msm/disp/dpu1/dpu_kms.h | 2 -
> > drivers/gpu/drm/msm/disp/dpu1/dpu_trace.h | 4 -
> > drivers/gpu/drm/msm/dp/dp_debug.c | 49 +-
> > drivers/gpu/drm/msm/dp/dp_debug.h | 6 +-
> > drivers/gpu/drm/msm/dp/dp_display.c | 47 +-
> > drivers/gpu/drm/msm/dp/dp_display.h | 5 +
> > drivers/gpu/drm/msm/dp/dp_drm.c | 68 +-
> > drivers/gpu/drm/msm/dp/dp_drm.h | 5 +
> > drivers/gpu/drm/msm/dp/dp_hdcp.c | 433 ++++++
> > drivers/gpu/drm/msm/dp/dp_hdcp.h | 27 +
> > drivers/gpu/drm/msm/dp/dp_parser.c | 22 +-
> > drivers/gpu/drm/msm/dp/dp_parser.h | 4 +
> > drivers/gpu/drm/msm/dp/dp_reg.h | 44 +-
> > drivers/gpu/drm/msm/msm_atomic.c | 15 +
> > include/drm/drm_hdcp.h | 194 +++
> > 30 files changed, 2561 insertions(+), 1389 deletions(-)
> > create mode 100644 drivers/gpu/drm/msm/dp/dp_hdcp.c
> > create mode 100644 drivers/gpu/drm/msm/dp/dp_hdcp.h
--
Sean Paul, Software Engineer, Google / Chromium OS
next prev parent reply other threads:[~2021-09-28 18:06 UTC|newest]
Thread overview: 41+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-15 20:38 [Intel-gfx] [PATCH v2 00/13] drm/hdcp: Pull HDCP auth/exchange/check into helpers Sean Paul
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 01/13] drm/hdcp: Add drm_hdcp_atomic_check() Sean Paul
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 02/13] drm/hdcp: Avoid changing crtc state in hdcp atomic check Sean Paul
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 03/13] drm/hdcp: Update property value on content type and user changes Sean Paul
2021-09-16 22:48 ` kernel test robot
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 04/13] drm/hdcp: Expand HDCP helper library for enable/disable/check Sean Paul
2021-09-17 10:58 ` [Intel-gfx] [kbuild] " Dan Carpenter
2021-09-21 23:34 ` [Intel-gfx] [Freedreno] " abhinavk
2021-09-28 17:33 ` Sean Paul
2021-09-28 21:28 ` abhinavk
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 05/13] drm/i915/hdcp: Consolidate HDCP setup/state cache Sean Paul
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 06/13] drm/i915/hdcp: Retain hdcp_capable return codes Sean Paul
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 07/13] drm/i915/hdcp: Use HDCP helpers for i915 Sean Paul
2021-09-17 0:10 ` kernel test robot
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 08/13] drm/msm/dpu_kms: Re-order dpu includes Sean Paul
2021-09-17 3:54 ` Stephen Boyd
2021-09-22 2:26 ` [Intel-gfx] [Freedreno] " abhinavk
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 09/13] drm/msm/dpu: Remove useless checks in dpu_encoder Sean Paul
2021-09-17 3:54 ` Stephen Boyd
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 10/13] drm/msm/dpu: Remove encoder->enable() hack Sean Paul
2021-09-17 3:53 ` Stephen Boyd
2021-09-17 17:25 ` Sean Paul
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 11/13] drm/msm/dp: Re-order dp_audio_put in deinit_sub_modules Sean Paul
2021-09-17 3:51 ` Stephen Boyd
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 12/13] dt-bindings: msm/dp: Add bindings for HDCP registers Sean Paul
2021-09-16 12:21 ` Rob Herring
2021-09-16 12:58 ` Rob Herring
2021-09-15 20:38 ` [Intel-gfx] [PATCH v2 13/13] drm/msm: Implement HDCP 1.x using the new drm HDCP helpers Sean Paul
2021-09-17 4:30 ` kernel test robot
2021-09-17 6:00 ` Stephen Boyd
2021-09-17 21:05 ` Sean Paul
2021-09-22 2:25 ` [Intel-gfx] [Freedreno] " abhinavk
2021-09-28 18:02 ` Sean Paul
2021-09-28 21:35 ` abhinavk
2021-09-29 14:52 ` Sean Paul
2021-09-15 21:58 ` [Intel-gfx] ✗ Fi.CI.BUILD: failure for drm/hdcp: Pull HDCP auth/exchange/check into helpers Patchwork
2021-09-17 12:49 ` Jani Nikula
2021-09-17 12:51 ` [Intel-gfx] [PATCH v2 00/13] " Jani Nikula
2021-09-22 2:30 ` [Intel-gfx] [Freedreno] " abhinavk
2021-09-28 18:06 ` Sean Paul [this message]
2021-09-28 21:23 ` abhinavk
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210928180619.GU2515@art_vandelay \
--to=sean@poorly.run \
--cc=abhinavk@codeaurora.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=freedreno@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=seanpaul@chromium.org \
--cc=swboyd@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox