From: Michael Cheng <michael.cheng@intel.com>
To: intel-gfx@lists.freedesktop.org
Cc: michael.cheng@intel.com, wayne.boyer@intel.com,
jani.nikula@intel.com, lucas.demarchi@intel.com,
siva.mullati@intel.com
Subject: [Intel-gfx] [PATCH v4 0/3] Introduce new i915 macros for checking PTEs
Date: Wed, 10 Nov 2021 16:45:46 -0800 [thread overview]
Message-ID: <20211111004549.144706-1-michael.cheng@intel.com> (raw)
This series is to introduce new macros generic to i915 for checking 0 and 1 bits,
instead on relying on whats defined by the mmu, since it could be different
or non-exisitent between different platforms.
v2: Corrected sender's email.
v3: Corrected spelling error.
v4: Clean up a few other macros that are checking 0 and 1 bits.
Thanks to Lucas De Marchi for suggesting these cleanups.
Michael Cheng (3):
drm/i915: Introduce new macros for i915 PTE
drm/i915: Clean up GEN6 page valid macros
drm/i915: Clean up BYT_PTE_WRITEABLE
drivers/gpu/drm/i915/gt/gen6_ppgtt.c | 2 +-
drivers/gpu/drm/i915/gt/gen8_ppgtt.c | 6 +++---
drivers/gpu/drm/i915/gt/intel_ggtt.c | 14 +++++++-------
drivers/gpu/drm/i915/gt/intel_gtt.h | 6 +++---
drivers/gpu/drm/i915/gvt/gtt.c | 12 ++++++------
5 files changed, 20 insertions(+), 20 deletions(-)
--
2.25.1
next reply other threads:[~2021-11-11 0:45 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-11-11 0:45 Michael Cheng [this message]
2021-11-11 0:45 ` [Intel-gfx] [PATCH v4 1/3] drm/i915: Introduce new macros for i915 PTE Michael Cheng
2021-11-13 1:28 ` Matt Roper
2021-11-13 1:31 ` Matt Roper
2021-11-13 1:42 ` Michael Cheng
2021-11-13 1:47 ` Matt Roper
2021-11-13 16:22 ` Lucas De Marchi
2021-11-17 22:29 ` Lucas De Marchi
2021-11-13 16:20 ` Lucas De Marchi
2021-11-11 0:45 ` [Intel-gfx] [PATCH v4 2/3] drm/i915: Clean up GEN6 page valid macros Michael Cheng
2021-11-11 0:45 ` [Intel-gfx] [PATCH v4 3/3] drm/i915: Clean up BYT_PTE_WRITEABLE Michael Cheng
2021-11-11 1:30 ` [Intel-gfx] ✓ Fi.CI.BAT: success for Introduce new i915 macros for checking PTEs (rev4) Patchwork
2021-11-11 3:20 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20211111004549.144706-1-michael.cheng@intel.com \
--to=michael.cheng@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jani.nikula@intel.com \
--cc=lucas.demarchi@intel.com \
--cc=siva.mullati@intel.com \
--cc=wayne.boyer@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox