From: Radhakrishna Sripada <radhakrishna.sripada@intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH v2 4/4] drm/i915/mtl: WA to clear RDOP clock gating
Date: Tue, 18 Apr 2023 15:04:46 -0700 [thread overview]
Message-ID: <20230418220446.2205509-5-radhakrishna.sripada@intel.com> (raw)
In-Reply-To: <20230418220446.2205509-1-radhakrishna.sripada@intel.com>
From: Haridhar Kalvala <haridhar.kalvala@intel.com>
Workaround implementation to clear RDOP clock gating.
Bspec: 33453
Signed-off-by: Haridhar Kalvala <haridhar.kalvala@intel.com>
Signed-off-by: Radhakrishna Sripada <radhakrishna.sripada@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index b925ef47304b..312eb8b5f949 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -1703,6 +1703,9 @@ xelpg_gt_workarounds_init(struct intel_gt *gt, struct i915_wa_list *wal)
/* Wa_18018781329 */
wa_mcr_write_or(wal, RENDER_MOD_CTRL, FORCE_MISS_FTLB);
wa_mcr_write_or(wal, COMP_MOD_CTRL, FORCE_MISS_FTLB);
+
+ /* Wa_14015795083 */
+ wa_write_clr(wal, GEN7_MISCCPCTL, GEN12_DOP_CLOCK_GATE_RENDER_ENABLE);
}
/*
--
2.34.1
next prev parent reply other threads:[~2023-04-18 22:06 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-04-18 22:04 [Intel-gfx] [PATCH v2 0/4] More MTL WA and powerwell patches Radhakrishna Sripada
2023-04-18 22:04 ` [Intel-gfx] [PATCH v2 1/4] drm/i915: Use separate "DC off" power well for ADL-P and DG2 Radhakrishna Sripada
2023-04-18 22:04 ` [Intel-gfx] [PATCH v2 2/4] drm/i915/mtl: Re-use ADL-P's "DC off" power well Radhakrishna Sripada
2023-04-18 22:04 ` [Intel-gfx] [PATCH v2 3/4] drm/i915/mtl: Extend Wa_22011802037 to MTL A-step Radhakrishna Sripada
2023-04-19 21:40 ` Matt Atwood
2023-04-21 15:05 ` Matt Roper
2023-04-21 15:08 ` Matt Roper
2023-04-21 17:11 ` Sripada, Radhakrishna
2023-04-18 22:04 ` Radhakrishna Sripada [this message]
2023-04-19 21:49 ` [Intel-gfx] [PATCH v2 4/4] drm/i915/mtl: WA to clear RDOP clock gating Matt Atwood
2023-04-20 3:20 ` Sripada, Radhakrishna
2023-04-18 22:54 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for More MTL WA and powerwell patches (rev3) Patchwork
2023-04-18 22:54 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2023-04-18 23:06 ` [Intel-gfx] ✗ Fi.CI.BAT: failure " Patchwork
2023-04-24 8:10 ` [Intel-gfx] [PATCH v2 0/4] More MTL WA and powerwell patches Andrzej Hajda
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230418220446.2205509-5-radhakrishna.sripada@intel.com \
--to=radhakrishna.sripada@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox