From: Matthew Auld <matthew.auld@intel.com>
To: Jordan Justen <jordan.l.justen@intel.com>,
intel-gfx@lists.freedesktop.org
Cc: "Thomas Hellström" <thomas.hellstrom@linux.intel.com>,
"Michal Mrozek" <michal.mrozek@intel.com>,
dri-devel@lists.freedesktop.org,
"Nirmoy Das" <nirmoy.das@intel.com>
Subject: Re: [Intel-gfx] [PATCH v3 2/2] drm/i915/uapi: expose GTT alignment
Date: Fri, 14 Oct 2022 11:58:12 +0100 [thread overview]
Message-ID: <466153a3-59ef-e91f-d267-ff9c777eccb9@intel.com> (raw)
In-Reply-To: <166573205234.1044993.5297661838478296333@jljusten-skl.local>
On 14/10/2022 08:20, Jordan Justen wrote:
> Acked-by: Jordan Justen <jordan.l.justen@intel.com>
Thanks. Can I take that as ack for merging the series from Mesa POV? I
think Lionel was going to test this, but I think keeps getting swamped
with other stuff. We kind of urgently need to land this series.
>
> On 2022-10-04 04:49:15, Matthew Auld wrote:
>> On some platforms we potentially have different alignment restrictions
>> depending on the memory type. We also now have different alignment
>> restrictions for the same region across different kernel versions.
>> Extend the region query to return the minimum required GTT alignment.
>>
>> Testcase: igt@gem_create@create-ext-placement-alignment
>> Testcase: igt@i915_query@query-regions-sanity-check
>> Suggested-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
>> Signed-off-by: Matthew Auld <matthew.auld@intel.com>
>> Cc: Michal Mrozek <michal.mrozek@intel.com>
>> Cc: Thomas Hellström <thomas.hellstrom@linux.intel.com>
>> Cc: Stuart Summers <stuart.summers@intel.com>
>> Cc: Jordan Justen <jordan.l.justen@intel.com>
>> Cc: Yang A Shi <yang.a.shi@intel.com>
>> Cc: Nirmoy Das <nirmoy.das@intel.com>
>> Cc: Niranjana Vishwanathapura <niranjana.vishwanathapura@intel.com>
>> ---
>> drivers/gpu/drm/i915/i915_query.c | 1 +
>> include/uapi/drm/i915_drm.h | 29 +++++++++++++++++++++++++++--
>> 2 files changed, 28 insertions(+), 2 deletions(-)
>>
>> diff --git a/drivers/gpu/drm/i915/i915_query.c b/drivers/gpu/drm/i915/i915_query.c
>> index 6ec9c9fb7b0d..111377f210ed 100644
>> --- a/drivers/gpu/drm/i915/i915_query.c
>> +++ b/drivers/gpu/drm/i915/i915_query.c
>> @@ -498,6 +498,7 @@ static int query_memregion_info(struct drm_i915_private *i915,
>> info.region.memory_class = mr->type;
>> info.region.memory_instance = mr->instance;
>> info.probed_size = mr->total;
>> + info.gtt_alignment = mr->min_page_size;
>>
>> if (mr->type == INTEL_MEMORY_LOCAL)
>> info.probed_cpu_visible_size = mr->io_size;
>> diff --git a/include/uapi/drm/i915_drm.h b/include/uapi/drm/i915_drm.h
>> index 08d69e36fb66..2e613109356b 100644
>> --- a/include/uapi/drm/i915_drm.h
>> +++ b/include/uapi/drm/i915_drm.h
>> @@ -3346,8 +3346,33 @@ struct drm_i915_memory_region_info {
>> /** @region: The class:instance pair encoding */
>> struct drm_i915_gem_memory_class_instance region;
>>
>> - /** @rsvd0: MBZ */
>> - __u32 rsvd0;
>> + union {
>> + /** @rsvd0: MBZ */
>> + __u32 rsvd0;
>> + /**
>> + * @gtt_alignment:
>> + *
>> + * The minimum required GTT alignment for this type of memory.
>> + * When allocating a GTT address it must be aligned to this
>> + * value or larger. On some platforms the kernel might opt to
>> + * using 64K pages for I915_MEMORY_CLASS_DEVICE, where 64K GTT
>> + * pages can then be used if we also use 64K GTT alignment.
>> + *
>> + * NOTE: If this is zero then this must be an older
>> + * kernel which lacks support for this field.
>> + *
>> + * Side note: For larger objects (especially for
>> + * I915_MEMORY_CLASS_DEVICE), like 2M+ in size, userspace should
>> + * consider potentially bumping the GTT alignment to say 2M,
>> + * which could potentially increase the likelihood of the kernel
>> + * being able to utilise 2M GTT pages underneath, if the layout
>> + * of the physical pages allows it. On some configurations we
>> + * can then also use a more efficient page-table layout, if we
>> + * can't use the more desirable 2M GTT page, so long as we know
>> + * that the entire page-table will be used by this object.
>> + */
>> + __u32 gtt_alignment;
>> + };
>>
>> /**
>> * @probed_size: Memory probed by the driver
>> --
>> 2.37.3
>>
next prev parent reply other threads:[~2022-10-14 10:58 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-04 11:49 [Intel-gfx] [PATCH v3 1/2] drm/i915: enable PS64 support for DG2 Matthew Auld
2022-10-04 11:49 ` [Intel-gfx] [PATCH v3 2/2] drm/i915/uapi: expose GTT alignment Matthew Auld
2022-10-04 14:08 ` Das, Nirmoy
2022-10-14 7:20 ` Jordan Justen
2022-10-14 10:58 ` Matthew Auld [this message]
2022-10-14 16:51 ` Jordan Justen
2022-10-14 17:26 ` Matthew Auld
2022-10-04 12:35 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v3,1/2] drm/i915: enable PS64 support for DG2 Patchwork
2022-10-04 12:55 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-10-04 17:48 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2022-10-06 10:17 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v3,1/2] drm/i915: enable PS64 support for DG2 (rev2) Patchwork
2022-10-06 10:17 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-10-06 10:41 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-10-07 1:59 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=466153a3-59ef-e91f-d267-ff9c777eccb9@intel.com \
--to=matthew.auld@intel.com \
--cc=dri-devel@lists.freedesktop.org \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jordan.l.justen@intel.com \
--cc=michal.mrozek@intel.com \
--cc=nirmoy.das@intel.com \
--cc=thomas.hellstrom@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox