Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
* [Intel-gfx] [RFC] drm/i915/rc6: Access RC6 regs with forcewake
@ 2022-04-22 13:37 Badal Nilawar
  2022-04-22 15:34 ` Matt Roper
                   ` (2 more replies)
  0 siblings, 3 replies; 5+ messages in thread
From: Badal Nilawar @ 2022-04-22 13:37 UTC (permalink / raw)
  To: intel-gfx; +Cc: chris

To access RC6 related MMIO regs use intel_uncore_write(), which grabs
forcewake if reg requires a forcewake.

Signed-off-by: Badal Nilawar <badal.nilawar@intel.com>
---
 drivers/gpu/drm/i915/gt/intel_rc6.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/gt/intel_rc6.c b/drivers/gpu/drm/i915/gt/intel_rc6.c
index b4770690e794..9edaad3f19b5 100644
--- a/drivers/gpu/drm/i915/gt/intel_rc6.c
+++ b/drivers/gpu/drm/i915/gt/intel_rc6.c
@@ -55,7 +55,7 @@ static struct drm_i915_private *rc6_to_i915(struct intel_rc6 *rc)
 
 static void set(struct intel_uncore *uncore, i915_reg_t reg, u32 val)
 {
-	intel_uncore_write_fw(uncore, reg, val);
+	intel_uncore_write(uncore, reg, val);
 }
 
 static void gen11_rc6_enable(struct intel_rc6 *rc6)
-- 
2.25.1


^ permalink raw reply related	[flat|nested] 5+ messages in thread

end of thread, other threads:[~2022-04-25  4:26 UTC | newest]

Thread overview: 5+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2022-04-22 13:37 [Intel-gfx] [RFC] drm/i915/rc6: Access RC6 regs with forcewake Badal Nilawar
2022-04-22 15:34 ` Matt Roper
2022-04-25  4:25   ` Nilawar, Badal
2022-04-22 19:20 ` [Intel-gfx] ✓ Fi.CI.BAT: success for " Patchwork
2022-04-22 23:03 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox