Intel-GFX Archive on lore.kernel.org
 help / color / mirror / Atom feed
From: "Srivatsa, Anusha" <anusha.srivatsa@intel.com>
To: Ville Syrjala <ville.syrjala@linux.intel.com>,
	"intel-gfx@lists.freedesktop.org"
	<intel-gfx@lists.freedesktop.org>
Subject: Re: [Intel-gfx] [PATCH 11/14] drm/i915: Sort CFL PCI IDs
Date: Thu, 24 Sep 2020 00:55:34 +0000	[thread overview]
Message-ID: <d9a774fafb10400d999089eea40fd536@intel.com> (raw)
In-Reply-To: <20200716172106.2656-12-ville.syrjala@linux.intel.com>



> -----Original Message-----
> From: Intel-gfx <intel-gfx-bounces@lists.freedesktop.org> On Behalf Of Ville
> Syrjala
> Sent: Thursday, July 16, 2020 10:21 AM
> To: intel-gfx@lists.freedesktop.org
> Subject: [Intel-gfx] [PATCH 11/14] drm/i915: Sort CFL PCI IDs
> 
> From: Ville Syrjälä <ville.syrjala@linux.intel.com>
> 
> Sort the CFL PCI IDs numerically. Some order seems better than
> randomness.
> 
> Cc: Alexei Podtelezhnikov <apodtele@gmail.com>
> Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: Anusha Srivatsa <anusha.srivatsa@intel.com>

> ---
>  include/drm/i915_pciids.h | 4 ++--
>  1 file changed, 2 insertions(+), 2 deletions(-)
> 
> diff --git a/include/drm/i915_pciids.h b/include/drm/i915_pciids.h index
> 2d36cbce0ac0..c48c2b76aa7d 100644
> --- a/include/drm/i915_pciids.h
> +++ b/include/drm/i915_pciids.h
> @@ -497,8 +497,8 @@
>  	INTEL_VGA_DEVICE(0x3E9C, info)
> 
>  #define INTEL_CFL_H_GT2_IDS(info) \
> -	INTEL_VGA_DEVICE(0x3E9B, info), /* Halo GT2 */ \
> -	INTEL_VGA_DEVICE(0x3E94, info)  /* Halo GT2 */
> +	INTEL_VGA_DEVICE(0x3E94, info),  /* Halo GT2 */ \
> +	INTEL_VGA_DEVICE(0x3E9B, info) /* Halo GT2 */
> 
>  /* CFL U GT2 */
>  #define INTEL_CFL_U_GT2_IDS(info) \
> --
> 2.26.2
> 
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/intel-gfx
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

  parent reply	other threads:[~2020-09-24  0:55 UTC|newest]

Thread overview: 17+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
     [not found] <20200716172106.2656-1-ville.syrjala@linux.intel.com>
     [not found] ` <20200716172106.2656-2-ville.syrjala@linux.intel.com>
2020-09-23 23:46   ` [Intel-gfx] [PATCH 01/14] drm/i915: Update Haswell PCI IDs Srivatsa, Anusha
     [not found] ` <20200716172106.2656-4-ville.syrjala@linux.intel.com>
2020-09-24  0:32   ` [Intel-gfx] [PATCH 03/14] drm/i915: Reclassify SKL 0x1923 and 0x1927 as ULT Srivatsa, Anusha
     [not found] ` <20200716172106.2656-5-ville.syrjala@linux.intel.com>
2020-09-24  0:37   ` [Intel-gfx] [PATCH 04/14] drm/i915: Add SKL GT1.5 PCI IDs Srivatsa, Anusha
2020-09-24 10:46     ` Ville Syrjälä
2020-09-24 17:54       ` Srivatsa, Anusha
     [not found] ` <20200716172106.2656-6-ville.syrjala@linux.intel.com>
2020-09-24  0:40   ` [Intel-gfx] [PATCH 05/14] drm/i915: Try to fix the SKL GT3/4 vs. GT3e/4e comments Srivatsa, Anusha
     [not found] ` <20200716172106.2656-7-ville.syrjala@linux.intel.com>
2020-09-24  0:42   ` [Intel-gfx] [PATCH 06/14] drm/i915: Ocd the HSW PCI ID hex numbers Srivatsa, Anusha
     [not found] ` <20200716172106.2656-8-ville.syrjala@linux.intel.com>
2020-09-24  0:44   ` [Intel-gfx] [PATCH 07/14] drm/i915: Sort HSW PCI IDs Srivatsa, Anusha
     [not found] ` <20200716172106.2656-9-ville.syrjala@linux.intel.com>
2020-09-24  0:49   ` [Intel-gfx] [PATCH 08/14] drm/i915: Sort SKL " Srivatsa, Anusha
2020-09-24 10:50     ` Ville Syrjälä
     [not found] ` <20200716172106.2656-10-ville.syrjala@linux.intel.com>
2020-09-24  0:50   ` [Intel-gfx] [PATCH 09/14] drm/i915: Sort KBL " Srivatsa, Anusha
     [not found] ` <20200716172106.2656-11-ville.syrjala@linux.intel.com>
2020-09-24  0:53   ` [Intel-gfx] [PATCH 10/14] drm/i915: Sort CML " Srivatsa, Anusha
     [not found] ` <20200716172106.2656-12-ville.syrjala@linux.intel.com>
2020-09-24  0:55   ` Srivatsa, Anusha [this message]
     [not found] ` <20200716172106.2656-13-ville.syrjala@linux.intel.com>
2020-09-24  0:59   ` [Intel-gfx] [PATCH 12/14] drm/i915: Sort CNL " Srivatsa, Anusha
     [not found] ` <20200716172106.2656-14-ville.syrjala@linux.intel.com>
2020-09-24  1:01   ` [Intel-gfx] [PATCH 13/14] drm/i915: Sort ICL " Srivatsa, Anusha
2020-10-23 23:55   ` Lucas De Marchi
     [not found] ` <20200716172106.2656-15-ville.syrjala@linux.intel.com>
2020-09-24  1:04   ` [Intel-gfx] [PATCH 14/14] drm/i915: Sort EHL/JSL " Srivatsa, Anusha

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=d9a774fafb10400d999089eea40fd536@intel.com \
    --to=anusha.srivatsa@intel.com \
    --cc=intel-gfx@lists.freedesktop.org \
    --cc=ville.syrjala@linux.intel.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox