From: Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com>
To: Matthew Auld <matthew.auld@intel.com>, intel-gfx@lists.freedesktop.org
Cc: Jianshui Yu <jianshui.yu@intel.com>, Nirmoy Das <nirmoy.das@intel.com>
Subject: Re: [Intel-gfx] [PATCH v5 4/5] drm/i915/display: consider DG2_RC_CCS_CC when migrating buffers
Date: Tue, 11 Oct 2022 17:35:22 +0100 [thread overview]
Message-ID: <f88585d3-3095-fbbd-0120-343286da1b24@linux.intel.com> (raw)
In-Reply-To: <6448dbb3-fff4-7045-8f55-fb7a46b9d408@intel.com>
On 11/10/2022 16:28, Matthew Auld wrote:
> On 11/10/2022 16:03, Tvrtko Ursulin wrote:
>>
>> On 11/10/2022 15:39, Matthew Auld wrote:
>>> Hi,
>>>
>>> On 11/10/2022 14:54, Tvrtko Ursulin wrote:
>>>>
>>>> Hi Matt,
>>>>
>>>> On 04/10/2022 14:19, Matthew Auld wrote:
>>>>> For these types of display buffers, we need to able to CPU access some
>>>>> part of the backing memory in prepare_plane_clear_colors(). As a
>>>>> result
>>>>> we need to ensure we always place in the mappable part of lmem, which
>>>>> becomes necessary on small-bar systems.
>>>>>
>>>>> v2(Nirmoy & Ville):
>>>>> - Add some commentary for why we need to CPU access the buffer.
>>>>> - Split out the other changes, so we just consider the display
>>>>> change
>>>>> here.
>>>>> v3:
>>>>> - Handle this in the dpt path.
>>>>> v4(Ville):
>>>>> - Drop the intel_fb_rc_ccs_cc_plane() sanity check in
>>>>> pin_and_fence_fb_obj(), since we can also trigger this on DG1 it
>>>>> seems.
>>>>>
>>>>> Fixes: eb1c535f0d69 ("drm/i915: turn on small BAR support")
>>>>
>>>> That one landed in 6.0 - do you want to send this (with
>>>> pre-requisite(s)) to stable? Or if not do you want me to send for
>>>> 6.1 as part of fixes flow? In which case what are the per-requisites?
>>>
>>> This one is only for DG2, which is still hidden behind force_probe,
>>> so not too sure if it needs stable? I think the only pre-requisite is
>>> 999f45620772 ("drm/i915: allow control over the flags when
>>> migrating"), but again I'm not too sure how much we care about fixes
>>> for platforms hidden behind force_probe? What do you think?
>>
>> It is certainly not mandatory, but now that cards are about to ship
>> and reach end users it may be nice to have if not too hard - at least
>> for 6.1 release candidates. I am not clear on the importance of the
>> fix to say for sure. Like what goes bang and under what circumstances.
>> So I do basically defer to someone who knows those answers.
>
> It's important for small-bar DG2 systems, where it will potentially oops
> somewhere in the driver without this, so if we want to support DG2 as a
> platform in 6.1, then we also need this fix, along with 999f45620772.
Now that you mention an oops I will definitely aim to pull it in. Thanks!
Regards,
Tvrtko
next prev parent reply other threads:[~2022-10-11 16:50 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-04 13:19 [Intel-gfx] [PATCH v5 1/5] drm/i915: remove the TODO in pin_and_fence_fb_obj Matthew Auld
2022-10-04 13:19 ` [Intel-gfx] [PATCH v5 2/5] drm/i915/display: handle migration for dpt Matthew Auld
2022-10-04 13:31 ` Ville Syrjälä
2022-10-04 13:19 ` [Intel-gfx] [PATCH v5 3/5] drm/i915: allow control over the flags when migrating Matthew Auld
2022-10-04 13:19 ` [Intel-gfx] [PATCH v5 4/5] drm/i915/display: consider DG2_RC_CCS_CC when migrating buffers Matthew Auld
2022-10-04 13:39 ` Ville Syrjälä
2022-10-04 13:40 ` Das, Nirmoy
2022-10-11 13:54 ` Tvrtko Ursulin
2022-10-11 14:39 ` Matthew Auld
2022-10-11 15:03 ` Tvrtko Ursulin
2022-10-11 15:28 ` Matthew Auld
2022-10-11 16:35 ` Tvrtko Ursulin [this message]
2022-10-04 13:19 ` [Intel-gfx] [PATCH v5 5/5] drm/i915: check memory is mappable in read_from_page Matthew Auld
2022-10-04 19:28 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for series starting with [v5,1/5] drm/i915: remove the TODO in pin_and_fence_fb_obj Patchwork
2022-10-04 19:28 ` [Intel-gfx] ✗ Fi.CI.SPARSE: " Patchwork
2022-10-04 19:52 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2022-10-05 5:41 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
-- strict thread matches above, loose matches on Subject: below --
2022-10-04 10:51 [Intel-gfx] [PATCH v5 1/5] " Matthew Auld
2022-10-04 10:51 ` [Intel-gfx] [PATCH v5 4/5] drm/i915/display: consider DG2_RC_CCS_CC when migrating buffers Matthew Auld
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=f88585d3-3095-fbbd-0120-343286da1b24@linux.intel.com \
--to=tvrtko.ursulin@linux.intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jianshui.yu@intel.com \
--cc=matthew.auld@intel.com \
--cc=nirmoy.das@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox