From: Gustavo Sousa <gustavo.sousa@intel.com>
To: intel-xe@lists.freedesktop.org, intel-gfx@lists.freedesktop.org
Cc: gustavo.sousa@intel.com
Subject: [CI 00/17] Reviewed patches from: [PATCH v3 00/29] drm/i915/display: Add initial support for Xe3p_LPD
Date: Wed, 5 Nov 2025 11:06:49 -0300 [thread overview]
Message-ID: <20251105140651.71713-19-gustavo.sousa@intel.com> (raw)
This series contains patches from [1] already containing r-b and that can be
applied while the other patches are still under review.
This is being sent for a final CI check before applying them.
[1] https://lore.kernel.org/all/20251103-xe3p_lpd-basic-enabling-v3-0-00e87b510ae7@intel.com/
Signed-off-by: Gustavo Sousa <gustavo.sousa@intel.com>
---
Ankit Nautiyal (1):
drm/i915/xe3p_lpd: Drop support for interlace mode
Gustavo Sousa (7):
drm/i915/display: Use braces for if-ladder in intel_bw_init_hw()
drm/i915/xe3p_lpd: Add CDCLK table
drm/i915/xe3p_lpd: Load DMC firmware
drm/i915/xe3p_lpd: Extend Wa_16025573575
drm/i915/xe3p_lpd: Reload DMC MMIO for pipes C and D
drm/i915/dram: Add field ecc_impacting_de_bw
drm/i915/xe3p_lpd: Always apply WaWmMemoryReadLatency
Juha-pekka Heikkila (1):
drm/i915/xe3p_lpd: Don't allow odd ypan or ysize with semiplanar
format
Luca Coelho (1):
drm/i915/wm: don't use method1 in Xe3p_LPD onwards
Matt Atwood (1):
drm/i915/xe3p_lpd: Update bandwidth parameters
Matt Roper (1):
drm/i915/xe3p_lpd: Drop north display reset option programming
Ravi Kumar Vodapalli (1):
drm/i915/xe3p_lpd: Adapt to updates on MBUS_CTL/DBUF_CTL registers
Sai Teja Pottumuttu (4):
drm/i915/xe3p_lpd: Add Xe3p_LPD display IP features
drm/i915/xe3p_lpd: Expand bifield masks dbuf blocks fields
drm/i915/xe3p_lpd: Horizontal flip support for linear surfaces
drm/i915/xe3p_lpd: Remove gamma,csc bottom color checks
drivers/gpu/drm/i915/display/intel_bw.c | 43 +++++++++------
drivers/gpu/drm/i915/display/intel_cdclk.c | 44 +++++++++++++++-
drivers/gpu/drm/i915/display/intel_color.c | 13 ++---
drivers/gpu/drm/i915/display/intel_display.c | 14 ++---
.../drm/i915/display/intel_display_device.c | 1 +
.../drm/i915/display/intel_display_power.c | 3 ++
.../gpu/drm/i915/display/intel_display_wa.c | 3 +-
drivers/gpu/drm/i915/display/intel_dmc.c | 13 +++--
drivers/gpu/drm/i915/display/intel_plane.c | 3 ++
.../drm/i915/display/skl_universal_plane.c | 3 +-
.../i915/display/skl_universal_plane_regs.h | 12 ++---
drivers/gpu/drm/i915/display/skl_watermark.c | 25 +++++++--
.../gpu/drm/i915/display/skl_watermark_regs.h | 52 ++++++++++---------
drivers/gpu/drm/i915/i915_reg.h | 1 +
drivers/gpu/drm/i915/soc/intel_dram.c | 4 ++
drivers/gpu/drm/i915/soc/intel_dram.h | 1 +
16 files changed, 166 insertions(+), 69 deletions(-)
--
2.51.0
next reply other threads:[~2025-11-05 14:08 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-11-05 14:06 Gustavo Sousa [this message]
2025-11-05 14:06 ` [CI 01/17] drm/i915/xe3p_lpd: Add Xe3p_LPD display IP features Gustavo Sousa
2025-11-05 14:06 ` [CI 02/17] drm/i915/xe3p_lpd: Drop north display reset option programming Gustavo Sousa
2025-11-05 14:06 ` [CI 03/17] drm/i915/display: Use braces for if-ladder in intel_bw_init_hw() Gustavo Sousa
2025-11-05 14:06 ` [CI 04/17] drm/i915/xe3p_lpd: Update bandwidth parameters Gustavo Sousa
2025-11-05 14:06 ` [CI 05/17] drm/i915/xe3p_lpd: Expand bifield masks dbuf blocks fields Gustavo Sousa
2025-11-05 14:06 ` [CI 06/17] drm/i915/xe3p_lpd: Horizontal flip support for linear surfaces Gustavo Sousa
2025-11-05 14:06 ` [CI 07/17] drm/i915/xe3p_lpd: Remove gamma,csc bottom color checks Gustavo Sousa
2025-11-05 14:06 ` [CI 08/17] drm/i915/xe3p_lpd: Add CDCLK table Gustavo Sousa
2025-11-05 14:06 ` [CI 09/17] drm/i915/xe3p_lpd: Load DMC firmware Gustavo Sousa
2025-11-05 14:06 ` [CI 10/17] drm/i915/xe3p_lpd: Drop support for interlace mode Gustavo Sousa
2025-11-05 14:07 ` [CI 11/17] drm/i915/xe3p_lpd: Extend Wa_16025573575 Gustavo Sousa
2025-11-05 14:07 ` [CI 12/17] drm/i915/xe3p_lpd: Don't allow odd ypan or ysize with semiplanar format Gustavo Sousa
2025-11-05 14:07 ` [CI 13/17] drm/i915/xe3p_lpd: Reload DMC MMIO for pipes C and D Gustavo Sousa
2025-11-05 14:07 ` [CI 14/17] drm/i915/wm: don't use method1 in Xe3p_LPD onwards Gustavo Sousa
2025-11-05 14:07 ` [CI 15/17] drm/i915/dram: Add field ecc_impacting_de_bw Gustavo Sousa
2025-11-05 14:07 ` [CI 16/17] drm/i915/xe3p_lpd: Always apply WaWmMemoryReadLatency Gustavo Sousa
2025-11-05 14:07 ` [CI 17/17] drm/i915/xe3p_lpd: Adapt to updates on MBUS_CTL/DBUF_CTL registers Gustavo Sousa
2025-11-05 14:58 ` ✗ CI.checkpatch: warning for Reviewed patches from: [PATCH v3 00/29] drm/i915/display: Add initial support for Xe3p_LPD Patchwork
2025-11-05 15:00 ` ✓ CI.KUnit: success " Patchwork
2025-11-05 15:15 ` ✗ CI.checksparse: warning " Patchwork
2025-11-05 15:45 ` ✓ Xe.CI.BAT: success " Patchwork
2025-11-05 22:42 ` ✗ Xe.CI.Full: failure " Patchwork
2025-11-06 21:13 ` Gustavo Sousa
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20251105140651.71713-19-gustavo.sousa@intel.com \
--to=gustavo.sousa@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=intel-xe@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox