[PATCH 0/5] PSR/PR Selective Fetch Early Transport fixes

[PATCH 0/5] PSR/PR Selective Fetch Early Transport fixes

[Jouni Högander]

This patch set contains fixes for Selective Fetch Early Transport configuration:

  - add necessary DSC Early Transport configuration
  - corner case fix for Selective Update area when Early Transport is
    in use and cursor plane is included into SU are due to alignment.
  - remove useless parameter from intel_psr2_sel_fetch_et_alignment

Jouni Högander (5):
  drm/i915/psr: Repeat Selective Update area alignment
  drm/i915/psr: Add DSC_SU_PARAMETER_SET_0 registers for PSR
    configuration
  drm/i915/dsc: Convert intel_dsc_get_vdsc_per_pipe as non-static
  drm/i915/psr: DSC configuration for Early Transport
  drm/i915/psr: Drop cursor_in_su_area from
    intel_psr2_sel_fetch_et_alignment

 .../drm/i915/display/intel_display_types.h    |  1 +
 drivers/gpu/drm/i915/display/intel_psr.c      | 63 ++++++++++++++-----
 drivers/gpu/drm/i915/display/intel_psr_regs.h | 12 ++++
 drivers/gpu/drm/i915/display/intel_vdsc.c     |  2 +-
 drivers/gpu/drm/i915/display/intel_vdsc.h     |  1 +
 5 files changed, 62 insertions(+), 17 deletions(-)

-- 
2.43.0

[PATCH 1/5] drm/i915/psr: Repeat Selective Update area alignment

[Jouni Högander]

Currently we are aligning Selective Update area to cover cursor fully if
needed only once. It may happen that cursor is in Selective Update area
after pipe alignment and after that covering cursor plane only
partially. Fix this by looping alignment as long as alignment isn't needed
anymore.

Fixes: 1bff93b8bc27 ("drm/i915/psr: Extend SU area to cover cursor fully if needed")
Cc: <stable@vger.kernel.org> # v6.9+
Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
---
 drivers/gpu/drm/i915/display/intel_psr.c | 32 ++++++++++++++++--------
 1 file changed, 21 insertions(+), 11 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
index 5bea2eda744b..331645a2c9f6 100644
--- a/drivers/gpu/drm/i915/display/intel_psr.c
+++ b/drivers/gpu/drm/i915/display/intel_psr.c
@@ -2688,11 +2688,12 @@ static void clip_area_update(struct drm_rect *overlap_damage_area,
 		overlap_damage_area->y2 = damage_area->y2;
 }
 
-static void intel_psr2_sel_fetch_pipe_alignment(struct intel_crtc_state *crtc_state)
+static bool intel_psr2_sel_fetch_pipe_alignment(struct intel_crtc_state *crtc_state)
 {
 	struct intel_display *display = to_intel_display(crtc_state);
 	const struct drm_dsc_config *vdsc_cfg = &crtc_state->dsc.config;
 	u16 y_alignment;
+	bool aligned = false;
 
 	/* ADLP aligns the SU region to vdsc slice height in case dsc is enabled */
 	if (crtc_state->dsc.compression_enable &&
@@ -2701,10 +2702,18 @@ static void intel_psr2_sel_fetch_pipe_alignment(struct intel_crtc_state *crtc_st
 	else
 		y_alignment = crtc_state->su_y_granularity;
 
-	crtc_state->psr2_su_area.y1 -= crtc_state->psr2_su_area.y1 % y_alignment;
-	if (crtc_state->psr2_su_area.y2 % y_alignment)
+	if (crtc_state->psr2_su_area.y1 % y_alignment) {
+		crtc_state->psr2_su_area.y1 -= crtc_state->psr2_su_area.y1 % y_alignment;
+		aligned = true;
+	}
+
+	if (crtc_state->psr2_su_area.y2 % y_alignment) {
 		crtc_state->psr2_su_area.y2 = ((crtc_state->psr2_su_area.y2 /
 						y_alignment) + 1) * y_alignment;
+		aligned = true;
+	}
+
+	return aligned;
 }
 
 /*
@@ -2945,15 +2954,16 @@ int intel_psr2_sel_fetch_update(struct intel_atomic_state *state,
 	if (ret)
 		return ret;
 
-	/*
-	 * Adjust su area to cover cursor fully as necessary (early
-	 * transport). This needs to be done after
-	 * drm_atomic_add_affected_planes to ensure visible cursor is added into
-	 * affected planes even when cursor is not updated by itself.
-	 */
-	intel_psr2_sel_fetch_et_alignment(state, crtc, &cursor_in_su_area);
+	do {
+		/*
+		 * Adjust su area to cover cursor fully as necessary (early
+		 * transport). This needs to be done after
+		 * drm_atomic_add_affected_planes to ensure visible cursor is added into
+		 * affected planes even when cursor is not updated by itself.
+		 */
+		intel_psr2_sel_fetch_et_alignment(state, crtc, &cursor_in_su_area);
 
-	intel_psr2_sel_fetch_pipe_alignment(crtc_state);
+	} while (intel_psr2_sel_fetch_pipe_alignment(crtc_state));
 
 	/*
 	 * Now that we have the pipe damaged area check if it intersect with
-- 
2.43.0

Re: [PATCH 1/5] drm/i915/psr: Repeat Selective Update area alignment

[Nautiyal, Ankit K]

On 2/19/2026 6:37 PM, Jouni Högander wrote:
> Currently we are aligning Selective Update area to cover cursor fully if
> needed only once. It may happen that cursor is in Selective Update area
> after pipe alignment and after that covering cursor plane only
> partially. Fix this by looping alignment as long as alignment isn't needed
> anymore.

If I understand correctly, intel_psr2_sel_fetch_et_alignment() tries to 
expand the current su area so that it includes the cursor if it was 
partially covered.

Then the intel_psr2_sel_fetch_pipe_alignment() tries to expand the su 
area to align with the slice height/y granularity.

Hence it is possible that after aligning the area with the slice 
height/y granularity, the cursor which might have been outside the su 
area, has now become partially inside the su area.

So the iteration makes sense. However there are couple of things:

- if the cursor was already inside the su area, then even after pipe 
alignment which expands the su area (y1 decreases goes vertically up and 
y2 increases goes vertically down) the cursor will still be inside the 
su area.

  In that case we dont need to do another iteration we can exit the loop.

- cursor_in_su_area is set and never used.


Perhaps we can change the loop a bit like:

bool su_area_changed;
.....
do {
     bool cursor_in_su_area = false;

     intel_psr2_sel_fetch_et_alignment(state, crtc, 
&cursor_in_su_area);     // Cursor is now either fully inside su area OR 
fully outside.
     su_area_changed = intel_psr2_sel_fetch_pipe_alignment(crtc_state);  
   // Alignment increased the su area.

/*
  * If the cursor was outside the SU area before alignment, the 
alignment step
  * (which only expands SU) may pull the cursor partially inside, so we must
  * run ET alignment again to fully cover it.
  *
  * But if the cursor was already fully inside before alignment, 
expanding the
  * SU area won't change that, so no further work is needed.
  */
     if (cursor_in_su_area)
         break;
} while (su_area_changed);



>
> Fixes: 1bff93b8bc27 ("drm/i915/psr: Extend SU area to cover cursor fully if needed")
> Cc: <stable@vger.kernel.org> # v6.9+
> Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
> ---
>   drivers/gpu/drm/i915/display/intel_psr.c | 32 ++++++++++++++++--------
>   1 file changed, 21 insertions(+), 11 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
> index 5bea2eda744b..331645a2c9f6 100644
> --- a/drivers/gpu/drm/i915/display/intel_psr.c
> +++ b/drivers/gpu/drm/i915/display/intel_psr.c
> @@ -2688,11 +2688,12 @@ static void clip_area_update(struct drm_rect *overlap_damage_area,
>   		overlap_damage_area->y2 = damage_area->y2;
>   }
>   
> -static void intel_psr2_sel_fetch_pipe_alignment(struct intel_crtc_state *crtc_state)
> +static bool intel_psr2_sel_fetch_pipe_alignment(struct intel_crtc_state *crtc_state)
>   {
>   	struct intel_display *display = to_intel_display(crtc_state);
>   	const struct drm_dsc_config *vdsc_cfg = &crtc_state->dsc.config;
>   	u16 y_alignment;
> +	bool aligned = false;


Here also it would make sense if we make this su_area_changed. (ofcourse 
after alignment)

Hope I am making some sense and not totally off.

Regards,

Ankit


>   
>   	/* ADLP aligns the SU region to vdsc slice height in case dsc is enabled */
>   	if (crtc_state->dsc.compression_enable &&
> @@ -2701,10 +2702,18 @@ static void intel_psr2_sel_fetch_pipe_alignment(struct intel_crtc_state *crtc_st
>   	else
>   		y_alignment = crtc_state->su_y_granularity;
>   
> -	crtc_state->psr2_su_area.y1 -= crtc_state->psr2_su_area.y1 % y_alignment;
> -	if (crtc_state->psr2_su_area.y2 % y_alignment)
> +	if (crtc_state->psr2_su_area.y1 % y_alignment) {
> +		crtc_state->psr2_su_area.y1 -= crtc_state->psr2_su_area.y1 % y_alignment;
> +		aligned = true;
> +	}
> +
> +	if (crtc_state->psr2_su_area.y2 % y_alignment) {
>   		crtc_state->psr2_su_area.y2 = ((crtc_state->psr2_su_area.y2 /
>   						y_alignment) + 1) * y_alignment;
> +		aligned = true;
> +	}
> +
> +	return aligned;
>   }
>   
>   /*
> @@ -2945,15 +2954,16 @@ int intel_psr2_sel_fetch_update(struct intel_atomic_state *state,
>   	if (ret)
>   		return ret;
>   
> -	/*
> -	 * Adjust su area to cover cursor fully as necessary (early
> -	 * transport). This needs to be done after
> -	 * drm_atomic_add_affected_planes to ensure visible cursor is added into
> -	 * affected planes even when cursor is not updated by itself.
> -	 */
> -	intel_psr2_sel_fetch_et_alignment(state, crtc, &cursor_in_su_area);
> +	do {
> +		/*
> +		 * Adjust su area to cover cursor fully as necessary (early
> +		 * transport). This needs to be done after
> +		 * drm_atomic_add_affected_planes to ensure visible cursor is added into
> +		 * affected planes even when cursor is not updated by itself.
> +		 */
> +		intel_psr2_sel_fetch_et_alignment(state, crtc, &cursor_in_su_area);
>   
> -	intel_psr2_sel_fetch_pipe_alignment(crtc_state);
> +	} while (intel_psr2_sel_fetch_pipe_alignment(crtc_state));
>   
>   	/*
>   	 * Now that we have the pipe damaged area check if it intersect with

Re: [PATCH 1/5] drm/i915/psr: Repeat Selective Update area alignment

[Hogander, Jouni]

On Wed, 2026-02-25 at 09:43 +0530, Nautiyal, Ankit K wrote:
> 
> On 2/19/2026 6:37 PM, Jouni Högander wrote:
> > Currently we are aligning Selective Update area to cover cursor
> > fully if
> > needed only once. It may happen that cursor is in Selective Update
> > area
> > after pipe alignment and after that covering cursor plane only
> > partially. Fix this by looping alignment as long as alignment isn't
> > needed
> > anymore.
> 
> If I understand correctly, intel_psr2_sel_fetch_et_alignment() tries
> to 
> expand the current su area so that it includes the cursor if it was 
> partially covered.
> 
> Then the intel_psr2_sel_fetch_pipe_alignment() tries to expand the su
> area to align with the slice height/y granularity.
> 
> Hence it is possible that after aligning the area with the slice 
> height/y granularity, the cursor which might have been outside the su
> area, has now become partially inside the su area.
> 
> So the iteration makes sense. However there are couple of things:
> 
> - if the cursor was already inside the su area, then even after pipe 
> alignment which expands the su area (y1 decreases goes vertically up
> and 
> y2 increases goes vertically down) the cursor will still be inside
> the 
> su area.
> 
>   In that case we dont need to do another iteration we can exit the
> loop.
> 
> - cursor_in_su_area is set and never used.
> 
> 
> Perhaps we can change the loop a bit like:
> 
> bool su_area_changed;
> .....
> do {
>      bool cursor_in_su_area = false;
> 
>      intel_psr2_sel_fetch_et_alignment(state, crtc, 
> &cursor_in_su_area);     // Cursor is now either fully inside su area
> OR 
> fully outside.
>      su_area_changed =
> intel_psr2_sel_fetch_pipe_alignment(crtc_state);  
>    // Alignment increased the su area.
> 
> /*
>   * If the cursor was outside the SU area before alignment, the 
> alignment step
>   * (which only expands SU) may pull the cursor partially inside, so
> we must
>   * run ET alignment again to fully cover it.
>   *
>   * But if the cursor was already fully inside before alignment, 
> expanding the
>   * SU area won't change that, so no further work is needed.
>   */
>      if (cursor_in_su_area)
>          break;
> } while (su_area_changed);
> 
> 
> 
> > 
> > Fixes: 1bff93b8bc27 ("drm/i915/psr: Extend SU area to cover cursor
> > fully if needed")
> > Cc: <stable@vger.kernel.org> # v6.9+
> > Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
> > ---
> >   drivers/gpu/drm/i915/display/intel_psr.c | 32 ++++++++++++++++---
> > -----
> >   1 file changed, 21 insertions(+), 11 deletions(-)
> > 
> > diff --git a/drivers/gpu/drm/i915/display/intel_psr.c
> > b/drivers/gpu/drm/i915/display/intel_psr.c
> > index 5bea2eda744b..331645a2c9f6 100644
> > --- a/drivers/gpu/drm/i915/display/intel_psr.c
> > +++ b/drivers/gpu/drm/i915/display/intel_psr.c
> > @@ -2688,11 +2688,12 @@ static void clip_area_update(struct
> > drm_rect *overlap_damage_area,
> >   		overlap_damage_area->y2 = damage_area->y2;
> >   }
> >   
> > -static void intel_psr2_sel_fetch_pipe_alignment(struct
> > intel_crtc_state *crtc_state)
> > +static bool intel_psr2_sel_fetch_pipe_alignment(struct
> > intel_crtc_state *crtc_state)
> >   {
> >   	struct intel_display *display =
> > to_intel_display(crtc_state);
> >   	const struct drm_dsc_config *vdsc_cfg = &crtc_state-
> > >dsc.config;
> >   	u16 y_alignment;
> > +	bool aligned = false;
> 
> 
> Here also it would make sense if we make this su_area_changed.
> (ofcourse 
> after alignment)
> 
> Hope I am making some sense and not totally off.

Yes, you are making good suggestions here. I will rework the loop and
change this as well. Thank you.

BR,
Jouni Högander

> 
> Regards,
> 
> Ankit
> 
> 
> >   
> >   	/* ADLP aligns the SU region to vdsc slice height in case
> > dsc is enabled */
> >   	if (crtc_state->dsc.compression_enable &&
> > @@ -2701,10 +2702,18 @@ static void
> > intel_psr2_sel_fetch_pipe_alignment(struct intel_crtc_state
> > *crtc_st
> >   	else
> >   		y_alignment = crtc_state->su_y_granularity;
> >   
> > -	crtc_state->psr2_su_area.y1 -= crtc_state->psr2_su_area.y1
> > % y_alignment;
> > -	if (crtc_state->psr2_su_area.y2 % y_alignment)
> > +	if (crtc_state->psr2_su_area.y1 % y_alignment) {
> > +		crtc_state->psr2_su_area.y1 -= crtc_state-
> > >psr2_su_area.y1 % y_alignment;
> > +		aligned = true;
> > +	}
> > +
> > +	if (crtc_state->psr2_su_area.y2 % y_alignment) {
> >   		crtc_state->psr2_su_area.y2 = ((crtc_state-
> > >psr2_su_area.y2 /
> >   						y_alignment) + 1)
> > * y_alignment;
> > +		aligned = true;
> > +	}
> > +
> > +	return aligned;
> >   }
> >   
> >   /*
> > @@ -2945,15 +2954,16 @@ int intel_psr2_sel_fetch_update(struct
> > intel_atomic_state *state,
> >   	if (ret)
> >   		return ret;
> >   
> > -	/*
> > -	 * Adjust su area to cover cursor fully as necessary
> > (early
> > -	 * transport). This needs to be done after
> > -	 * drm_atomic_add_affected_planes to ensure visible cursor
> > is added into
> > -	 * affected planes even when cursor is not updated by
> > itself.
> > -	 */
> > -	intel_psr2_sel_fetch_et_alignment(state, crtc,
> > &cursor_in_su_area);
> > +	do {
> > +		/*
> > +		 * Adjust su area to cover cursor fully as
> > necessary (early
> > +		 * transport). This needs to be done after
> > +		 * drm_atomic_add_affected_planes to ensure
> > visible cursor is added into
> > +		 * affected planes even when cursor is not updated
> > by itself.
> > +		 */
> > +		intel_psr2_sel_fetch_et_alignment(state, crtc,
> > &cursor_in_su_area);
> >   
> > -	intel_psr2_sel_fetch_pipe_alignment(crtc_state);
> > +	} while (intel_psr2_sel_fetch_pipe_alignment(crtc_state));
> >   
> >   	/*
> >   	 * Now that we have the pipe damaged area check if it
> > intersect with

[PATCH 2/5] drm/i915/psr: Add DSC_SU_PARAMETER_SET_0 registers for PSR configuration

[Jouni Högander]

Add DSC_SU_PARAMETER_SET_0_DSC0 and DSC_SU_PARAMETER_SET_0_DSC1 register
definitions for Selective Update Early Transport configuration.

Bspec: 71709
Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
---
 drivers/gpu/drm/i915/display/intel_psr_regs.h | 12 ++++++++++++
 1 file changed, 12 insertions(+)

diff --git a/drivers/gpu/drm/i915/display/intel_psr_regs.h b/drivers/gpu/drm/i915/display/intel_psr_regs.h
index 8afbf5a38335..3d1523dece8b 100644
--- a/drivers/gpu/drm/i915/display/intel_psr_regs.h
+++ b/drivers/gpu/drm/i915/display/intel_psr_regs.h
@@ -266,6 +266,18 @@
 #define _PIPE_SRCSZ_ERLY_TPT_B	0x71074
 #define PIPE_SRCSZ_ERLY_TPT(pipe)	_MMIO_PIPE((pipe), _PIPE_SRCSZ_ERLY_TPT_A, _PIPE_SRCSZ_ERLY_TPT_B)
 
+#define _DSC_SU_PARAMETER_SET_0_DSC0_A		0x78064
+#define _DSC_SU_PARAMETER_SET_0_DSC0_B		0x78264
+#define DSC_SU_PARAMETER_SET_0_DSC0(pipe)	_MMIO_PIPE((pipe), _DSC_SU_PARAMETER_SET_0_DSC0_A, _DSC_SU_PARAMETER_SET_0_DSC0_B)
+#define   DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME_MASK	REG_GENMASK(31, 20)
+#define   DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME(rows)	REG_FIELD_PREP(DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME_MASK, (rows))
+#define   DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT_MASK		REG_GENMASK(15, 0)
+#define   DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT(h)		REG_FIELD_PREP(DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT_MASK, (h))
+
+#define _DSC_SU_PARAMETER_SET_0_DSC1_A		0x78164
+#define _DSC_SU_PARAMETER_SET_0_DSC1_B		0x78364
+#define DSC_SU_PARAMETER_SET_0_DSC1(pipe)	_MMIO_PIPE((pipe), _DSC_SU_PARAMETER_SET_0_DSC1_A, _DSC_SU_PARAMETER_SET_0_DSC1_B)
+
 #define _PR_ALPM_CTL_A	0x60948
 #define PR_ALPM_CTL(dev_priv, tran)	_MMIO_TRANS2(dev_priv, tran, _PR_ALPM_CTL_A)
 #define  PR_ALPM_CTL_ALLOW_LINK_OFF_BETWEEN_AS_SDP_AND_SU	BIT(6)
-- 
2.43.0

Re: [PATCH 2/5] drm/i915/psr: Add DSC_SU_PARAMETER_SET_0 registers for PSR configuration

[Nautiyal, Ankit K]

On 2/19/2026 6:37 PM, Jouni Högander wrote:
> Add DSC_SU_PARAMETER_SET_0_DSC0 and DSC_SU_PARAMETER_SET_0_DSC1 register
> definitions for Selective Update Early Transport configuration.
>
> Bspec: 71709
> Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
> ---
>   drivers/gpu/drm/i915/display/intel_psr_regs.h | 12 ++++++++++++
>   1 file changed, 12 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_psr_regs.h b/drivers/gpu/drm/i915/display/intel_psr_regs.h
> index 8afbf5a38335..3d1523dece8b 100644
> --- a/drivers/gpu/drm/i915/display/intel_psr_regs.h
> +++ b/drivers/gpu/drm/i915/display/intel_psr_regs.h
> @@ -266,6 +266,18 @@
>   #define _PIPE_SRCSZ_ERLY_TPT_B	0x71074
>   #define PIPE_SRCSZ_ERLY_TPT(pipe)	_MMIO_PIPE((pipe), _PIPE_SRCSZ_ERLY_TPT_A, _PIPE_SRCSZ_ERLY_TPT_B)
>   
> +#define _DSC_SU_PARAMETER_SET_0_DSC0_A		0x78064


I understand these are needed for PSR SU region, but these seem to 
belong to DSC registers file with other DSC registers.


Regards,

Ankit

> +#define _DSC_SU_PARAMETER_SET_0_DSC0_B		0x78264
> +#define DSC_SU_PARAMETER_SET_0_DSC0(pipe)	_MMIO_PIPE((pipe), _DSC_SU_PARAMETER_SET_0_DSC0_A, _DSC_SU_PARAMETER_SET_0_DSC0_B)
> +#define   DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME_MASK	REG_GENMASK(31, 20)
> +#define   DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME(rows)	REG_FIELD_PREP(DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME_MASK, (rows))
> +#define   DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT_MASK		REG_GENMASK(15, 0)
> +#define   DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT(h)		REG_FIELD_PREP(DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT_MASK, (h))
> +
> +#define _DSC_SU_PARAMETER_SET_0_DSC1_A		0x78164
> +#define _DSC_SU_PARAMETER_SET_0_DSC1_B		0x78364
> +#define DSC_SU_PARAMETER_SET_0_DSC1(pipe)	_MMIO_PIPE((pipe), _DSC_SU_PARAMETER_SET_0_DSC1_A, _DSC_SU_PARAMETER_SET_0_DSC1_B)
> +
>   #define _PR_ALPM_CTL_A	0x60948
>   #define PR_ALPM_CTL(dev_priv, tran)	_MMIO_TRANS2(dev_priv, tran, _PR_ALPM_CTL_A)
>   #define  PR_ALPM_CTL_ALLOW_LINK_OFF_BETWEEN_AS_SDP_AND_SU	BIT(6)

Re: [PATCH 2/5] drm/i915/psr: Add DSC_SU_PARAMETER_SET_0 registers for PSR configuration

[Hogander, Jouni]

On Wed, 2026-02-25 at 09:51 +0530, Nautiyal, Ankit K wrote:
> 
> On 2/19/2026 6:37 PM, Jouni Högander wrote:
> > Add DSC_SU_PARAMETER_SET_0_DSC0 and DSC_SU_PARAMETER_SET_0_DSC1
> > register
> > definitions for Selective Update Early Transport configuration.
> > 
> > Bspec: 71709
> > Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
> > ---
> >   drivers/gpu/drm/i915/display/intel_psr_regs.h | 12 ++++++++++++
> >   1 file changed, 12 insertions(+)
> > 
> > diff --git a/drivers/gpu/drm/i915/display/intel_psr_regs.h
> > b/drivers/gpu/drm/i915/display/intel_psr_regs.h
> > index 8afbf5a38335..3d1523dece8b 100644
> > --- a/drivers/gpu/drm/i915/display/intel_psr_regs.h
> > +++ b/drivers/gpu/drm/i915/display/intel_psr_regs.h
> > @@ -266,6 +266,18 @@
> >   #define _PIPE_SRCSZ_ERLY_TPT_B	0x71074
> >   #define PIPE_SRCSZ_ERLY_TPT(pipe)	_MMIO_PIPE((pipe),
> > _PIPE_SRCSZ_ERLY_TPT_A, _PIPE_SRCSZ_ERLY_TPT_B)
> >   
> > +#define _DSC_SU_PARAMETER_SET_0_DSC0_A		0x78064
> 
> 
> I understand these are needed for PSR SU region, but these seem to 
> belong to DSC registers file with other DSC registers.

I also considered to place it there and decided this would be more
clear as Early Transport specific and written only in intel_psr.c.
PIPE_SRCSZ_ERLY_TPT is here as well. You can't even find definition in
Bsec DSC documentation (see Bspec 68912) We can consider moving these
later (PIPE_SRCSZ_ERLY_TPT and DSC_SU_PARAMETER_SE_0) at once and move
configuration of them from intel_psr.c. Thought I'm not sure if we want
todo that. What do you think?

BR,
Jouni Högander

> 
> 
> Regards,
> 
> Ankit
> 
> > +#define _DSC_SU_PARAMETER_SET_0_DSC0_B		0x78264
> > +#define DSC_SU_PARAMETER_SET_0_DSC0(pipe)	_MMIO_PIPE((pipe),
> > _DSC_SU_PARAMETER_SET_0_DSC0_A, _DSC_SU_PARAMETER_SET_0_DSC0_B)
> > +#define  
> > DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME_MASK	REG_GENMASK(31, 20)
> > +#define  
> > DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME(rows)	REG_FIELD_PREP(DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME_MASK,(rows))
> > +#define  
> > DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT_MASK		REG_GENMASK(15, 0)
> > +#define  
> > DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT(h)		REG_FIELD_PREP(DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT_MASK,(h))
> > +
> > +#define _DSC_SU_PARAMETER_SET_0_DSC1_A		0x78164
> > +#define _DSC_SU_PARAMETER_SET_0_DSC1_B		0x78364
> > +#define DSC_SU_PARAMETER_SET_0_DSC1(pipe)	_MMIO_PIPE((pipe),
> > _DSC_SU_PARAMETER_SET_0_DSC1_A, _DSC_SU_PARAMETER_SET_0_DSC1_B)
> > +
> >   #define _PR_ALPM_CTL_A	0x60948
> >   #define PR_ALPM_CTL(dev_priv, tran)	_MMIO_TRANS2(dev_priv,
> > tran, _PR_ALPM_CTL_A)
> >   #define 
> > PR_ALPM_CTL_ALLOW_LINK_OFF_BETWEEN_AS_SDP_AND_SU	BIT(6)

Re: [PATCH 2/5] drm/i915/psr: Add DSC_SU_PARAMETER_SET_0 registers for PSR configuration

[Nautiyal, Ankit K]

On 2/25/2026 12:00 PM, Hogander, Jouni wrote:
> On Wed, 2026-02-25 at 09:51 +0530, Nautiyal, Ankit K wrote:
>> On 2/19/2026 6:37 PM, Jouni Högander wrote:
>>> Add DSC_SU_PARAMETER_SET_0_DSC0 and DSC_SU_PARAMETER_SET_0_DSC1
>>> register
>>> definitions for Selective Update Early Transport configuration.
>>>
>>> Bspec: 71709
>>> Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
>>> ---
>>>    drivers/gpu/drm/i915/display/intel_psr_regs.h | 12 ++++++++++++
>>>    1 file changed, 12 insertions(+)
>>>
>>> diff --git a/drivers/gpu/drm/i915/display/intel_psr_regs.h
>>> b/drivers/gpu/drm/i915/display/intel_psr_regs.h
>>> index 8afbf5a38335..3d1523dece8b 100644
>>> --- a/drivers/gpu/drm/i915/display/intel_psr_regs.h
>>> +++ b/drivers/gpu/drm/i915/display/intel_psr_regs.h
>>> @@ -266,6 +266,18 @@
>>>    #define _PIPE_SRCSZ_ERLY_TPT_B	0x71074
>>>    #define PIPE_SRCSZ_ERLY_TPT(pipe)	_MMIO_PIPE((pipe),
>>> _PIPE_SRCSZ_ERLY_TPT_A, _PIPE_SRCSZ_ERLY_TPT_B)
>>>    
>>> +#define _DSC_SU_PARAMETER_SET_0_DSC0_A		0x78064
>>
>> I understand these are needed for PSR SU region, but these seem to
>> belong to DSC registers file with other DSC registers.
> I also considered to place it there and decided this would be more
> clear as Early Transport specific and written only in intel_psr.c.
> PIPE_SRCSZ_ERLY_TPT is here as well. You can't even find definition in
> Bsec DSC documentation (see Bspec 68912) We can consider moving these
> later (PIPE_SRCSZ_ERLY_TPT and DSC_SU_PARAMETER_SE_0) at once and move
> configuration of them from intel_psr.c. Thought I'm not sure if we want
> todo that. What do you think?

I understand the ET context and the existing PIPE_SRCSZ_ERLY_TPT, which 
also seem to be out of place.

What I can see is:
- 0x78064 and the rest sit inside the DSC MMIO range
- this still appears to be a DSC PPS register, which is needed for PSR 
ET condition.

So I believe that long term it will be cleaner if these are included 
with other VDSC registers.

We don’t need to move anything right now, keeping them with PSR regs is 
fine, but I think at some point of time these might be better placed in 
their respective files.

Regards,

Ankit


>
> BR,
> Jouni Högander
>
>>
>> Regards,
>>
>> Ankit
>>
>>> +#define _DSC_SU_PARAMETER_SET_0_DSC0_B		0x78264
>>> +#define DSC_SU_PARAMETER_SET_0_DSC0(pipe)	_MMIO_PIPE((pipe),
>>> _DSC_SU_PARAMETER_SET_0_DSC0_A, _DSC_SU_PARAMETER_SET_0_DSC0_B)
>>> +#define
>>> DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME_MASK	REG_GENMASK(31, 20)
>>> +#define
>>> DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME(rows)	REG_FIELD_PREP(DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME_MASK,(rows))
>>> +#define
>>> DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT_MASK		REG_GENMASK(15, 0)
>>> +#define
>>> DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT(h)		REG_FIELD_PREP(DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT_MASK,(h))
>>> +
>>> +#define _DSC_SU_PARAMETER_SET_0_DSC1_A		0x78164
>>> +#define _DSC_SU_PARAMETER_SET_0_DSC1_B		0x78364
>>> +#define DSC_SU_PARAMETER_SET_0_DSC1(pipe)	_MMIO_PIPE((pipe),
>>> _DSC_SU_PARAMETER_SET_0_DSC1_A, _DSC_SU_PARAMETER_SET_0_DSC1_B)
>>> +
>>>    #define _PR_ALPM_CTL_A	0x60948
>>>    #define PR_ALPM_CTL(dev_priv, tran)	_MMIO_TRANS2(dev_priv,
>>> tran, _PR_ALPM_CTL_A)
>>>    #define
>>> PR_ALPM_CTL_ALLOW_LINK_OFF_BETWEEN_AS_SDP_AND_SU	BIT(6)

[PATCH 3/5] drm/i915/dsc: Convert intel_dsc_get_vdsc_per_pipe as non-static

[Jouni Högander]

We need to do some configurations on DSC when using PSR2/PR Selective
Update Early Transport. Convert intel_dsc_get_vdsc_per_pipe as non-static
to make it available for PSR code.

Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
---
 drivers/gpu/drm/i915/display/intel_vdsc.c | 2 +-
 drivers/gpu/drm/i915/display/intel_vdsc.h | 1 +
 2 files changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/display/intel_vdsc.c b/drivers/gpu/drm/i915/display/intel_vdsc.c
index 7e53201b3cb1..f27ec0251613 100644
--- a/drivers/gpu/drm/i915/display/intel_vdsc.c
+++ b/drivers/gpu/drm/i915/display/intel_vdsc.c
@@ -467,7 +467,7 @@ intel_dsc_power_domain(struct intel_crtc *crtc, enum transcoder cpu_transcoder)
 		return POWER_DOMAIN_TRANSCODER_VDSC_PW2;
 }
 
-static int intel_dsc_get_vdsc_per_pipe(const struct intel_crtc_state *crtc_state)
+int intel_dsc_get_vdsc_per_pipe(const struct intel_crtc_state *crtc_state)
 {
 	return crtc_state->dsc.slice_config.streams_per_pipe;
 }
diff --git a/drivers/gpu/drm/i915/display/intel_vdsc.h b/drivers/gpu/drm/i915/display/intel_vdsc.h
index f4d5b37293cf..b70ac86ca9ab 100644
--- a/drivers/gpu/drm/i915/display/intel_vdsc.h
+++ b/drivers/gpu/drm/i915/display/intel_vdsc.h
@@ -44,5 +44,6 @@ unsigned int intel_vdsc_prefill_lines(const struct intel_crtc_state *crtc_state)
 int intel_dsc_get_pixel_rate_with_dsc_bubbles(struct intel_display *display,
 					      int pixel_rate, int htotal,
 					      int dsc_horizontal_slices);
+int intel_dsc_get_vdsc_per_pipe(const struct intel_crtc_state *crtc_state);
 
 #endif /* __INTEL_VDSC_H__ */
-- 
2.43.0

Re: [PATCH 3/5] drm/i915/dsc: Convert intel_dsc_get_vdsc_per_pipe as non-static

[Nautiyal, Ankit K]

On 2/19/2026 6:37 PM, Jouni Högander wrote:
> We need to do some configurations on DSC when using PSR2/PR Selective
> Update Early Transport. Convert intel_dsc_get_vdsc_per_pipe as non-static
> to make it available for PSR code.
>
> Signed-off-by: Jouni Högander <jouni.hogander@intel.com>

Reviewed-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>


> ---
>   drivers/gpu/drm/i915/display/intel_vdsc.c | 2 +-
>   drivers/gpu/drm/i915/display/intel_vdsc.h | 1 +
>   2 files changed, 2 insertions(+), 1 deletion(-)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_vdsc.c b/drivers/gpu/drm/i915/display/intel_vdsc.c
> index 7e53201b3cb1..f27ec0251613 100644
> --- a/drivers/gpu/drm/i915/display/intel_vdsc.c
> +++ b/drivers/gpu/drm/i915/display/intel_vdsc.c
> @@ -467,7 +467,7 @@ intel_dsc_power_domain(struct intel_crtc *crtc, enum transcoder cpu_transcoder)
>   		return POWER_DOMAIN_TRANSCODER_VDSC_PW2;
>   }
>   
> -static int intel_dsc_get_vdsc_per_pipe(const struct intel_crtc_state *crtc_state)
> +int intel_dsc_get_vdsc_per_pipe(const struct intel_crtc_state *crtc_state)
>   {
>   	return crtc_state->dsc.slice_config.streams_per_pipe;
>   }
> diff --git a/drivers/gpu/drm/i915/display/intel_vdsc.h b/drivers/gpu/drm/i915/display/intel_vdsc.h
> index f4d5b37293cf..b70ac86ca9ab 100644
> --- a/drivers/gpu/drm/i915/display/intel_vdsc.h
> +++ b/drivers/gpu/drm/i915/display/intel_vdsc.h
> @@ -44,5 +44,6 @@ unsigned int intel_vdsc_prefill_lines(const struct intel_crtc_state *crtc_state)
>   int intel_dsc_get_pixel_rate_with_dsc_bubbles(struct intel_display *display,
>   					      int pixel_rate, int htotal,
>   					      int dsc_horizontal_slices);
> +int intel_dsc_get_vdsc_per_pipe(const struct intel_crtc_state *crtc_state);
>   
>   #endif /* __INTEL_VDSC_H__ */

[PATCH 4/5] drm/i915/psr: DSC configuration for Early Transport

[Jouni Högander]

There is Selective Update slice row per frame and picture height
configurations needed on DSC when using Selective Update Early
Transport. Calculate and configure these when using Early Transport.

Bspec: 68927
Fixes: 467e4e061c44 ("drm/i915/psr: Enable psr2 early transport as possible")
Cc: <stable@vger.kernel.org> # v6.9+
Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
---
 .../drm/i915/display/intel_display_types.h    |  1 +
 drivers/gpu/drm/i915/display/intel_psr.c      | 24 +++++++++++++++++++
 2 files changed, 25 insertions(+)

diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
index e8e4af03a6a6..8903804c04b1 100644
--- a/drivers/gpu/drm/i915/display/intel_display_types.h
+++ b/drivers/gpu/drm/i915/display/intel_display_types.h
@@ -1381,6 +1381,7 @@ struct intel_crtc_state {
 	u32 psr2_man_track_ctl;
 
 	u32 pipe_srcsz_early_tpt;
+	u32 dsc_su_parameter_set_0_calc;
 
 	struct drm_rect psr2_su_area;
 
diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
index 331645a2c9f6..0a2948ec308d 100644
--- a/drivers/gpu/drm/i915/display/intel_psr.c
+++ b/drivers/gpu/drm/i915/display/intel_psr.c
@@ -2618,6 +2618,11 @@ void intel_psr2_program_trans_man_trk_ctl(struct intel_dsb *dsb,
 
 	intel_de_write_dsb(display, dsb, PIPE_SRCSZ_ERLY_TPT(crtc->pipe),
 			   crtc_state->pipe_srcsz_early_tpt);
+	intel_de_write_dsb(display, dsb, DSC_SU_PARAMETER_SET_0_DSC0(crtc->pipe),
+			   crtc_state->dsc_su_parameter_set_0_calc);
+	if (intel_dsc_get_vdsc_per_pipe(crtc_state) > 1)
+		intel_de_write_dsb(display, dsb, DSC_SU_PARAMETER_SET_0_DSC1(crtc->pipe),
+				   crtc_state->dsc_su_parameter_set_0_calc);
 }
 
 static void psr2_man_trk_ctl_calc(struct intel_crtc_state *crtc_state,
@@ -2668,6 +2673,23 @@ static u32 psr2_pipe_srcsz_early_tpt_calc(struct intel_crtc_state *crtc_state,
 	return PIPESRC_WIDTH(width - 1) | PIPESRC_HEIGHT(height - 1);
 }
 
+static u32 psr2_dsc_su_parameter_set_0_calc(struct intel_crtc_state *crtc_state,
+					    bool full_update)
+{
+	const struct drm_dsc_config *vdsc_cfg = &crtc_state->dsc.config;
+	int slice_row_per_frame, pic_height;
+
+	if (!crtc_state->enable_psr2_su_region_et || full_update ||
+	    !crtc_state->dsc.compression_enable)
+		return 0;
+
+	slice_row_per_frame = drm_rect_height(&crtc_state->psr2_su_area) / vdsc_cfg->slice_height;
+	pic_height = slice_row_per_frame * vdsc_cfg->slice_height;
+
+	return DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME(slice_row_per_frame) |
+		DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT(pic_height);
+}
+
 static void clip_area_update(struct drm_rect *overlap_damage_area,
 			     struct drm_rect *damage_area,
 			     struct drm_rect *pipe_src)
@@ -3026,6 +3048,8 @@ int intel_psr2_sel_fetch_update(struct intel_atomic_state *state,
 	psr2_man_trk_ctl_calc(crtc_state, full_update);
 	crtc_state->pipe_srcsz_early_tpt =
 		psr2_pipe_srcsz_early_tpt_calc(crtc_state, full_update);
+	crtc_state->dsc_su_parameter_set_0_calc = psr2_dsc_su_parameter_set_0_calc(crtc_state,
+										   full_update);
 	return 0;
 }
 
-- 
2.43.0

Re: [PATCH 4/5] drm/i915/psr: DSC configuration for Early Transport

[Nautiyal, Ankit K]

On 2/19/2026 6:37 PM, Jouni Högander wrote:
> There is Selective Update slice row per frame and picture height
> configurations needed on DSC when using Selective Update Early
> Transport. Calculate and configure these when using Early Transport.
>
> Bspec: 68927
> Fixes: 467e4e061c44 ("drm/i915/psr: Enable psr2 early transport as possible")
> Cc: <stable@vger.kernel.org> # v6.9+


This patch needs the other patch where registers are defined. I am not 
sure if stable will only pick this patch or will try to find out the 
dependency patch.

We need to check if there is a way to tell the dependency patch/commit 
to stable, so that both patches are applied together.

If we want this change to get ported to older kernels, we might need to 
squash the register definition patch with this patch.


> Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
> ---
>   .../drm/i915/display/intel_display_types.h    |  1 +
>   drivers/gpu/drm/i915/display/intel_psr.c      | 24 +++++++++++++++++++
>   2 files changed, 25 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
> index e8e4af03a6a6..8903804c04b1 100644
> --- a/drivers/gpu/drm/i915/display/intel_display_types.h
> +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
> @@ -1381,6 +1381,7 @@ struct intel_crtc_state {
>   	u32 psr2_man_track_ctl;
>   
>   	u32 pipe_srcsz_early_tpt;
> +	u32 dsc_su_parameter_set_0_calc;

I think let's just have a bool parameter something like 
psr_su_update_dsc_pps.

We can set this bool variable during intel_psr2_sel_fetch_update()


>   
>   	struct drm_rect psr2_su_area;
>   
> diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
> index 331645a2c9f6..0a2948ec308d 100644
> --- a/drivers/gpu/drm/i915/display/intel_psr.c
> +++ b/drivers/gpu/drm/i915/display/intel_psr.c
> @@ -2618,6 +2618,11 @@ void intel_psr2_program_trans_man_trk_ctl(struct intel_dsb *dsb,
>   
>   	intel_de_write_dsb(display, dsb, PIPE_SRCSZ_ERLY_TPT(crtc->pipe),
>   			   crtc_state->pipe_srcsz_early_tpt);
> +	intel_de_write_dsb(display, dsb, DSC_SU_PARAMETER_SET_0_DSC0(crtc->pipe),
> +			   crtc_state->dsc_su_parameter_set_0_calc);
> +	if (intel_dsc_get_vdsc_per_pipe(crtc_state) > 1)
> +		intel_de_write_dsb(display, dsb, DSC_SU_PARAMETER_SET_0_DSC1(crtc->pipe),
> +				   crtc_state->dsc_su_parameter_set_0_calc);
>   }
>   
>   static void psr2_man_trk_ctl_calc(struct intel_crtc_state *crtc_state,
> @@ -2668,6 +2673,23 @@ static u32 psr2_pipe_srcsz_early_tpt_calc(struct intel_crtc_state *crtc_state,
>   	return PIPESRC_WIDTH(width - 1) | PIPESRC_HEIGHT(height - 1);
>   }
>   
> +static u32 psr2_dsc_su_parameter_set_0_calc(struct intel_crtc_state *crtc_state,
> +					    bool full_update)
> +{
> +	const struct drm_dsc_config *vdsc_cfg = &crtc_state->dsc.config;
> +	int slice_row_per_frame, pic_height;
> +
> +	if (!crtc_state->enable_psr2_su_region_et || full_update ||
> +	    !crtc_state->dsc.compression_enable)
> +		return 0;
> +

Although we are making sure that height of the psr2_su_area is a 
multiple of the slice_height, perhaps it would be good to have a 
drm_WARN here to flag any misconfiguration i.e. if height is not a 
multiple of slice_height.


> +	slice_row_per_frame = drm_rect_height(&crtc_state->psr2_su_area) / vdsc_cfg->slice_height;
> +	pic_height = slice_row_per_frame * vdsc_cfg->slice_height;
> +
> +	return DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME(slice_row_per_frame) |
> +		DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT(pic_height);
> +}

Since this writes a DSC register belonging to PPS Set 0, this function 
should be moved to intel_vdsc.c.

Also, based on the boolean flag (psr_su_update_dsc_pps) discussed above, 
this function should simply retrieve the required fields from crtc_state 
and program the register.

Such a helper function should then be called from 
intel_psr2_program_trans_man_trk_ctl() in place of the direct 
intel_reg_write() call.

IMO, all register reads/writes, along with the wrappers/helpers around 
them, should live in the file corresponding to the block that owns those 
registers, based on context.


Regards,

Ankit

> +
>   static void clip_area_update(struct drm_rect *overlap_damage_area,
>   			     struct drm_rect *damage_area,
>   			     struct drm_rect *pipe_src)
> @@ -3026,6 +3048,8 @@ int intel_psr2_sel_fetch_update(struct intel_atomic_state *state,
>   	psr2_man_trk_ctl_calc(crtc_state, full_update);
>   	crtc_state->pipe_srcsz_early_tpt =
>   		psr2_pipe_srcsz_early_tpt_calc(crtc_state, full_update);
> +	crtc_state->dsc_su_parameter_set_0_calc = psr2_dsc_su_parameter_set_0_calc(crtc_state,
> +										   full_update);
>   	return 0;
>   }
>   

Re: [PATCH 4/5] drm/i915/psr: DSC configuration for Early Transport

[Hogander, Jouni]

On Wed, 2026-02-25 at 17:36 +0530, Nautiyal, Ankit K wrote:
> 
> On 2/19/2026 6:37 PM, Jouni Högander wrote:
> > There is Selective Update slice row per frame and picture height
> > configurations needed on DSC when using Selective Update Early
> > Transport. Calculate and configure these when using Early
> > Transport.
> > 
> > Bspec: 68927
> > Fixes: 467e4e061c44 ("drm/i915/psr: Enable psr2 early transport as
> > possible")
> > Cc: <stable@vger.kernel.org> # v6.9+
> 
> 
> This patch needs the other patch where registers are defined. I am
> not 
> sure if stable will only pick this patch or will try to find out the 
> dependency patch.
> 
> We need to check if there is a way to tell the dependency
> patch/commit 
> to stable, so that both patches are applied together.
> 
> If we want this change to get ported to older kernels, we might need
> to 
> squash the register definition patch with this patch.
> 
> 
> > Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
> > ---
> >   .../drm/i915/display/intel_display_types.h    |  1 +
> >   drivers/gpu/drm/i915/display/intel_psr.c      | 24
> > +++++++++++++++++++
> >   2 files changed, 25 insertions(+)
> > 
> > diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h
> > b/drivers/gpu/drm/i915/display/intel_display_types.h
> > index e8e4af03a6a6..8903804c04b1 100644
> > --- a/drivers/gpu/drm/i915/display/intel_display_types.h
> > +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
> > @@ -1381,6 +1381,7 @@ struct intel_crtc_state {
> >   	u32 psr2_man_track_ctl;
> >   
> >   	u32 pipe_srcsz_early_tpt;
> > +	u32 dsc_su_parameter_set_0_calc;
> 
> I think let's just have a bool parameter something like 
> psr_su_update_dsc_pps.
> 
> We can set this bool variable during intel_psr2_sel_fetch_update()

You mean calculating value for the register when writing it? I think
for that purpose we can rely on crtc_state->enable_psr2_su_region_et
and crtc_state->dsc.compression_enable. No need to add new boolean.
Let's do it that way.
> 
> 
> >   
> >   	struct drm_rect psr2_su_area;
> >   
> > diff --git a/drivers/gpu/drm/i915/display/intel_psr.c
> > b/drivers/gpu/drm/i915/display/intel_psr.c
> > index 331645a2c9f6..0a2948ec308d 100644
> > --- a/drivers/gpu/drm/i915/display/intel_psr.c
> > +++ b/drivers/gpu/drm/i915/display/intel_psr.c
> > @@ -2618,6 +2618,11 @@ void
> > intel_psr2_program_trans_man_trk_ctl(struct intel_dsb *dsb,
> >   
> >   	intel_de_write_dsb(display, dsb, PIPE_SRCSZ_ERLY_TPT(crtc-
> > >pipe),
> >   			   crtc_state->pipe_srcsz_early_tpt);
> > +	intel_de_write_dsb(display, dsb,
> > DSC_SU_PARAMETER_SET_0_DSC0(crtc->pipe),
> > +			   crtc_state-
> > >dsc_su_parameter_set_0_calc);
> > +	if (intel_dsc_get_vdsc_per_pipe(crtc_state) > 1)
> > +		intel_de_write_dsb(display, dsb,
> > DSC_SU_PARAMETER_SET_0_DSC1(crtc->pipe),
> > +				   crtc_state-
> > >dsc_su_parameter_set_0_calc);
> >   }
> >   
> >   static void psr2_man_trk_ctl_calc(struct intel_crtc_state
> > *crtc_state,
> > @@ -2668,6 +2673,23 @@ static u32
> > psr2_pipe_srcsz_early_tpt_calc(struct intel_crtc_state *crtc_state,
> >   	return PIPESRC_WIDTH(width - 1) | PIPESRC_HEIGHT(height -
> > 1);
> >   }
> >   
> > +static u32 psr2_dsc_su_parameter_set_0_calc(struct
> > intel_crtc_state *crtc_state,
> > +					    bool full_update)
> > +{
> > +	const struct drm_dsc_config *vdsc_cfg = &crtc_state-
> > >dsc.config;
> > +	int slice_row_per_frame, pic_height;
> > +
> > +	if (!crtc_state->enable_psr2_su_region_et || full_update
> > ||
> > +	    !crtc_state->dsc.compression_enable)
> > +		return 0;
> > +
> 
> Although we are making sure that height of the psr2_su_area is a 
> multiple of the slice_height, perhaps it would be good to have a 
> drm_WARN here to flag any misconfiguration i.e. if height is not a 
> multiple of slice_height.

I will add that warning and move these to intel_vdsc.c. I will also
move those register definitions you commented in patch 2.

> 
> 
> > +	slice_row_per_frame = drm_rect_height(&crtc_state-
> > >psr2_su_area) / vdsc_cfg->slice_height;
> > +	pic_height = slice_row_per_frame * vdsc_cfg->slice_height;
> > +
> > +	return
> > DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME(slice_row_per_frame)
> > |
> > +		DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT(pic_height);
> > +}
> 
> Since this writes a DSC register belonging to PPS Set 0, this
> function 
> should be moved to intel_vdsc.c.
> 
> Also, based on the boolean flag (psr_su_update_dsc_pps) discussed
> above, 
> this function should simply retrieve the required fields from
> crtc_state 
> and program the register.

Now as you pointed this out I see there is no real reason follow what
is done for PSR2_MAN_TRK_CTL.

> 
> Such a helper function should then be called from 
> intel_psr2_program_trans_man_trk_ctl() in place of the direct 
> intel_reg_write() call.
> 
> IMO, all register reads/writes, along with the wrappers/helpers
> around 
> them, should live in the file corresponding to the block that owns
> those 
> registers, based on context.

Ok, you convinced me. I will move these.

BR,
Jouni Högander

> 
> 
> Regards,
> 
> Ankit
> 
> > +
> >   static void clip_area_update(struct drm_rect
> > *overlap_damage_area,
> >   			     struct drm_rect *damage_area,
> >   			     struct drm_rect *pipe_src)
> > @@ -3026,6 +3048,8 @@ int intel_psr2_sel_fetch_update(struct
> > intel_atomic_state *state,
> >   	psr2_man_trk_ctl_calc(crtc_state, full_update);
> >   	crtc_state->pipe_srcsz_early_tpt =
> >   		psr2_pipe_srcsz_early_tpt_calc(crtc_state,
> > full_update);
> > +	crtc_state->dsc_su_parameter_set_0_calc =
> > psr2_dsc_su_parameter_set_0_calc(crtc_state,
> > +								
> > 		   full_update);
> >   	return 0;
> >   }
> >   

Re: [PATCH 4/5] drm/i915/psr: DSC configuration for Early Transport

[Jani Nikula]

On Wed, 25 Feb 2026, "Nautiyal, Ankit K" <ankit.k.nautiyal@intel.com> wrote:
> On 2/19/2026 6:37 PM, Jouni Högander wrote:
>> There is Selective Update slice row per frame and picture height
>> configurations needed on DSC when using Selective Update Early
>> Transport. Calculate and configure these when using Early Transport.
>>
>> Bspec: 68927
>> Fixes: 467e4e061c44 ("drm/i915/psr: Enable psr2 early transport as possible")
>> Cc: <stable@vger.kernel.org> # v6.9+
>
>
> This patch needs the other patch where registers are defined. I am not 
> sure if stable will only pick this patch or will try to find out the 
> dependency patch.
>
> We need to check if there is a way to tell the dependency patch/commit 
> to stable, so that both patches are applied together.
>
> If we want this change to get ported to older kernels, we might need to 
> squash the register definition patch with this patch.

Nope. Neither we nor stable want dependencies squashed. They'll happily
pick up extra dependency commits if needed, though.

Someone(tm) just needs to let them know about the dependencies when they
send the mail about (the presumably failed) backport attempt.

BR,
Jani.


>
>
>> Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
>> ---
>>   .../drm/i915/display/intel_display_types.h    |  1 +
>>   drivers/gpu/drm/i915/display/intel_psr.c      | 24 +++++++++++++++++++
>>   2 files changed, 25 insertions(+)
>>
>> diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
>> index e8e4af03a6a6..8903804c04b1 100644
>> --- a/drivers/gpu/drm/i915/display/intel_display_types.h
>> +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
>> @@ -1381,6 +1381,7 @@ struct intel_crtc_state {
>>   	u32 psr2_man_track_ctl;
>>   
>>   	u32 pipe_srcsz_early_tpt;
>> +	u32 dsc_su_parameter_set_0_calc;
>
> I think let's just have a bool parameter something like 
> psr_su_update_dsc_pps.
>
> We can set this bool variable during intel_psr2_sel_fetch_update()
>
>
>>   
>>   	struct drm_rect psr2_su_area;
>>   
>> diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
>> index 331645a2c9f6..0a2948ec308d 100644
>> --- a/drivers/gpu/drm/i915/display/intel_psr.c
>> +++ b/drivers/gpu/drm/i915/display/intel_psr.c
>> @@ -2618,6 +2618,11 @@ void intel_psr2_program_trans_man_trk_ctl(struct intel_dsb *dsb,
>>   
>>   	intel_de_write_dsb(display, dsb, PIPE_SRCSZ_ERLY_TPT(crtc->pipe),
>>   			   crtc_state->pipe_srcsz_early_tpt);
>> +	intel_de_write_dsb(display, dsb, DSC_SU_PARAMETER_SET_0_DSC0(crtc->pipe),
>> +			   crtc_state->dsc_su_parameter_set_0_calc);
>> +	if (intel_dsc_get_vdsc_per_pipe(crtc_state) > 1)
>> +		intel_de_write_dsb(display, dsb, DSC_SU_PARAMETER_SET_0_DSC1(crtc->pipe),
>> +				   crtc_state->dsc_su_parameter_set_0_calc);
>>   }
>>   
>>   static void psr2_man_trk_ctl_calc(struct intel_crtc_state *crtc_state,
>> @@ -2668,6 +2673,23 @@ static u32 psr2_pipe_srcsz_early_tpt_calc(struct intel_crtc_state *crtc_state,
>>   	return PIPESRC_WIDTH(width - 1) | PIPESRC_HEIGHT(height - 1);
>>   }
>>   
>> +static u32 psr2_dsc_su_parameter_set_0_calc(struct intel_crtc_state *crtc_state,
>> +					    bool full_update)
>> +{
>> +	const struct drm_dsc_config *vdsc_cfg = &crtc_state->dsc.config;
>> +	int slice_row_per_frame, pic_height;
>> +
>> +	if (!crtc_state->enable_psr2_su_region_et || full_update ||
>> +	    !crtc_state->dsc.compression_enable)
>> +		return 0;
>> +
>
> Although we are making sure that height of the psr2_su_area is a 
> multiple of the slice_height, perhaps it would be good to have a 
> drm_WARN here to flag any misconfiguration i.e. if height is not a 
> multiple of slice_height.
>
>
>> +	slice_row_per_frame = drm_rect_height(&crtc_state->psr2_su_area) / vdsc_cfg->slice_height;
>> +	pic_height = slice_row_per_frame * vdsc_cfg->slice_height;
>> +
>> +	return DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME(slice_row_per_frame) |
>> +		DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT(pic_height);
>> +}
>
> Since this writes a DSC register belonging to PPS Set 0, this function 
> should be moved to intel_vdsc.c.
>
> Also, based on the boolean flag (psr_su_update_dsc_pps) discussed above, 
> this function should simply retrieve the required fields from crtc_state 
> and program the register.
>
> Such a helper function should then be called from 
> intel_psr2_program_trans_man_trk_ctl() in place of the direct 
> intel_reg_write() call.
>
> IMO, all register reads/writes, along with the wrappers/helpers around 
> them, should live in the file corresponding to the block that owns those 
> registers, based on context.
>
>
> Regards,
>
> Ankit
>
>> +
>>   static void clip_area_update(struct drm_rect *overlap_damage_area,
>>   			     struct drm_rect *damage_area,
>>   			     struct drm_rect *pipe_src)
>> @@ -3026,6 +3048,8 @@ int intel_psr2_sel_fetch_update(struct intel_atomic_state *state,
>>   	psr2_man_trk_ctl_calc(crtc_state, full_update);
>>   	crtc_state->pipe_srcsz_early_tpt =
>>   		psr2_pipe_srcsz_early_tpt_calc(crtc_state, full_update);
>> +	crtc_state->dsc_su_parameter_set_0_calc = psr2_dsc_su_parameter_set_0_calc(crtc_state,
>> +										   full_update);
>>   	return 0;
>>   }
>>   

-- 
Jani Nikula, Intel

Re: [PATCH 4/5] drm/i915/psr: DSC configuration for Early Transport

[Nautiyal, Ankit K]

On 2/25/2026 6:59 PM, Jani Nikula wrote:
> On Wed, 25 Feb 2026, "Nautiyal, Ankit K" <ankit.k.nautiyal@intel.com> wrote:
>> On 2/19/2026 6:37 PM, Jouni Högander wrote:
>>> There is Selective Update slice row per frame and picture height
>>> configurations needed on DSC when using Selective Update Early
>>> Transport. Calculate and configure these when using Early Transport.
>>>
>>> Bspec: 68927
>>> Fixes: 467e4e061c44 ("drm/i915/psr: Enable psr2 early transport as possible")
>>> Cc: <stable@vger.kernel.org> # v6.9+
>>
>> This patch needs the other patch where registers are defined. I am not
>> sure if stable will only pick this patch or will try to find out the
>> dependency patch.
>>
>> We need to check if there is a way to tell the dependency patch/commit
>> to stable, so that both patches are applied together.
>>
>> If we want this change to get ported to older kernels, we might need to
>> squash the register definition patch with this patch.
> Nope. Neither we nor stable want dependencies squashed. They'll happily
> pick up extra dependency commits if needed, though.
>
> Someone(tm) just needs to let them know about the dependencies when they
> send the mail about (the presumably failed) backport attempt.

Got it :) thanks Jani.

Regards,

Ankit

>
> BR,
> Jani.
>
>
>>
>>> Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
>>> ---
>>>    .../drm/i915/display/intel_display_types.h    |  1 +
>>>    drivers/gpu/drm/i915/display/intel_psr.c      | 24 +++++++++++++++++++
>>>    2 files changed, 25 insertions(+)
>>>
>>> diff --git a/drivers/gpu/drm/i915/display/intel_display_types.h b/drivers/gpu/drm/i915/display/intel_display_types.h
>>> index e8e4af03a6a6..8903804c04b1 100644
>>> --- a/drivers/gpu/drm/i915/display/intel_display_types.h
>>> +++ b/drivers/gpu/drm/i915/display/intel_display_types.h
>>> @@ -1381,6 +1381,7 @@ struct intel_crtc_state {
>>>    	u32 psr2_man_track_ctl;
>>>    
>>>    	u32 pipe_srcsz_early_tpt;
>>> +	u32 dsc_su_parameter_set_0_calc;
>> I think let's just have a bool parameter something like
>> psr_su_update_dsc_pps.
>>
>> We can set this bool variable during intel_psr2_sel_fetch_update()
>>
>>
>>>    
>>>    	struct drm_rect psr2_su_area;
>>>    
>>> diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
>>> index 331645a2c9f6..0a2948ec308d 100644
>>> --- a/drivers/gpu/drm/i915/display/intel_psr.c
>>> +++ b/drivers/gpu/drm/i915/display/intel_psr.c
>>> @@ -2618,6 +2618,11 @@ void intel_psr2_program_trans_man_trk_ctl(struct intel_dsb *dsb,
>>>    
>>>    	intel_de_write_dsb(display, dsb, PIPE_SRCSZ_ERLY_TPT(crtc->pipe),
>>>    			   crtc_state->pipe_srcsz_early_tpt);
>>> +	intel_de_write_dsb(display, dsb, DSC_SU_PARAMETER_SET_0_DSC0(crtc->pipe),
>>> +			   crtc_state->dsc_su_parameter_set_0_calc);
>>> +	if (intel_dsc_get_vdsc_per_pipe(crtc_state) > 1)
>>> +		intel_de_write_dsb(display, dsb, DSC_SU_PARAMETER_SET_0_DSC1(crtc->pipe),
>>> +				   crtc_state->dsc_su_parameter_set_0_calc);
>>>    }
>>>    
>>>    static void psr2_man_trk_ctl_calc(struct intel_crtc_state *crtc_state,
>>> @@ -2668,6 +2673,23 @@ static u32 psr2_pipe_srcsz_early_tpt_calc(struct intel_crtc_state *crtc_state,
>>>    	return PIPESRC_WIDTH(width - 1) | PIPESRC_HEIGHT(height - 1);
>>>    }
>>>    
>>> +static u32 psr2_dsc_su_parameter_set_0_calc(struct intel_crtc_state *crtc_state,
>>> +					    bool full_update)
>>> +{
>>> +	const struct drm_dsc_config *vdsc_cfg = &crtc_state->dsc.config;
>>> +	int slice_row_per_frame, pic_height;
>>> +
>>> +	if (!crtc_state->enable_psr2_su_region_et || full_update ||
>>> +	    !crtc_state->dsc.compression_enable)
>>> +		return 0;
>>> +
>> Although we are making sure that height of the psr2_su_area is a
>> multiple of the slice_height, perhaps it would be good to have a
>> drm_WARN here to flag any misconfiguration i.e. if height is not a
>> multiple of slice_height.
>>
>>
>>> +	slice_row_per_frame = drm_rect_height(&crtc_state->psr2_su_area) / vdsc_cfg->slice_height;
>>> +	pic_height = slice_row_per_frame * vdsc_cfg->slice_height;
>>> +
>>> +	return DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME(slice_row_per_frame) |
>>> +		DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT(pic_height);
>>> +}
>> Since this writes a DSC register belonging to PPS Set 0, this function
>> should be moved to intel_vdsc.c.
>>
>> Also, based on the boolean flag (psr_su_update_dsc_pps) discussed above,
>> this function should simply retrieve the required fields from crtc_state
>> and program the register.
>>
>> Such a helper function should then be called from
>> intel_psr2_program_trans_man_trk_ctl() in place of the direct
>> intel_reg_write() call.
>>
>> IMO, all register reads/writes, along with the wrappers/helpers around
>> them, should live in the file corresponding to the block that owns those
>> registers, based on context.
>>
>>
>> Regards,
>>
>> Ankit
>>
>>> +
>>>    static void clip_area_update(struct drm_rect *overlap_damage_area,
>>>    			     struct drm_rect *damage_area,
>>>    			     struct drm_rect *pipe_src)
>>> @@ -3026,6 +3048,8 @@ int intel_psr2_sel_fetch_update(struct intel_atomic_state *state,
>>>    	psr2_man_trk_ctl_calc(crtc_state, full_update);
>>>    	crtc_state->pipe_srcsz_early_tpt =
>>>    		psr2_pipe_srcsz_early_tpt_calc(crtc_state, full_update);
>>> +	crtc_state->dsc_su_parameter_set_0_calc = psr2_dsc_su_parameter_set_0_calc(crtc_state,
>>> +										   full_update);
>>>    	return 0;
>>>    }
>>>    

[PATCH 5/5] drm/i915/psr: Drop cursor_in_su_area from intel_psr2_sel_fetch_et_alignment

[Jouni Högander]

Boolean variable cursor_in_su_area is not really used for anything. Remove
it.

Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
---
 drivers/gpu/drm/i915/display/intel_psr.c | 9 +++------
 1 file changed, 3 insertions(+), 6 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_psr.c b/drivers/gpu/drm/i915/display/intel_psr.c
index 0a2948ec308d..55d93db72691 100644
--- a/drivers/gpu/drm/i915/display/intel_psr.c
+++ b/drivers/gpu/drm/i915/display/intel_psr.c
@@ -2744,8 +2744,7 @@ static bool intel_psr2_sel_fetch_pipe_alignment(struct intel_crtc_state *crtc_st
  */
 static void
 intel_psr2_sel_fetch_et_alignment(struct intel_atomic_state *state,
-				  struct intel_crtc *crtc,
-				  bool *cursor_in_su_area)
+				  struct intel_crtc *crtc)
 {
 	struct intel_crtc_state *crtc_state = intel_atomic_get_new_crtc_state(state, crtc);
 	struct intel_plane_state *new_plane_state;
@@ -2773,7 +2772,6 @@ intel_psr2_sel_fetch_et_alignment(struct intel_atomic_state *state,
 
 		clip_area_update(&crtc_state->psr2_su_area, &new_plane_state->uapi.dst,
 				 &crtc_state->pipe_src);
-		*cursor_in_su_area = true;
 	}
 }
 
@@ -2869,7 +2867,7 @@ int intel_psr2_sel_fetch_update(struct intel_atomic_state *state,
 	struct intel_crtc_state *crtc_state = intel_atomic_get_new_crtc_state(state, crtc);
 	struct intel_plane_state *new_plane_state, *old_plane_state;
 	struct intel_plane *plane;
-	bool full_update = false, cursor_in_su_area = false;
+	bool full_update = false;
 	int i, ret;
 
 	if (!crtc_state->enable_psr2_sel_fetch)
@@ -2983,8 +2981,7 @@ int intel_psr2_sel_fetch_update(struct intel_atomic_state *state,
 		 * drm_atomic_add_affected_planes to ensure visible cursor is added into
 		 * affected planes even when cursor is not updated by itself.
 		 */
-		intel_psr2_sel_fetch_et_alignment(state, crtc, &cursor_in_su_area);
-
+		intel_psr2_sel_fetch_et_alignment(state, crtc);
 	} while (intel_psr2_sel_fetch_pipe_alignment(crtc_state));
 
 	/*
-- 
2.43.0

✗ CI.checkpatch: warning for PSR/PR Selective Fetch Early Transport fixes

[Patchwork]

== Series Details ==

Series: PSR/PR Selective Fetch Early Transport fixes
URL   : https://patchwork.freedesktop.org/series/161835/
State : warning

== Summary ==

+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
1f57ba1afceae32108bd24770069f764d940a0e4
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 74856dac452f3be735872468d55e03118649982f
Author: Jouni Högander <jouni.hogander@intel.com>
Date:   Thu Feb 19 15:07:43 2026 +0200

    drm/i915/psr: Drop cursor_in_su_area from intel_psr2_sel_fetch_et_alignment
    
    Boolean variable cursor_in_su_area is not really used for anything. Remove
    it.
    
    Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
+ /mt/dim checkpatch c81e41f7aca96f583296a2a875f0179484b7a81f drm-intel
0ebb6673cc10 drm/i915/psr: Repeat Selective Update area alignment
ae6f7d6de56e drm/i915/psr: Add DSC_SU_PARAMETER_SET_0 registers for PSR configuration
-:26: WARNING:LONG_LINE: line length of 130 exceeds 100 columns
#26: FILE: drivers/gpu/drm/i915/display/intel_psr_regs.h:271:
+#define DSC_SU_PARAMETER_SET_0_DSC0(pipe)	_MMIO_PIPE((pipe), _DSC_SU_PARAMETER_SET_0_DSC0_A, _DSC_SU_PARAMETER_SET_0_DSC0_B)

-:28: WARNING:LONG_LINE: line length of 138 exceeds 100 columns
#28: FILE: drivers/gpu/drm/i915/display/intel_psr_regs.h:273:
+#define   DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME(rows)	REG_FIELD_PREP(DSC_SU_PARAMETER_SET_0_SU_SLICE_ROW_PER_FRAME_MASK, (rows))

-:30: WARNING:LONG_LINE: line length of 126 exceeds 100 columns
#30: FILE: drivers/gpu/drm/i915/display/intel_psr_regs.h:275:
+#define   DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT(h)		REG_FIELD_PREP(DSC_SU_PARAMETER_SET_0_SU_PIC_HEIGHT_MASK, (h))

-:34: WARNING:LONG_LINE: line length of 130 exceeds 100 columns
#34: FILE: drivers/gpu/drm/i915/display/intel_psr_regs.h:279:
+#define DSC_SU_PARAMETER_SET_0_DSC1(pipe)	_MMIO_PIPE((pipe), _DSC_SU_PARAMETER_SET_0_DSC1_A, _DSC_SU_PARAMETER_SET_0_DSC1_B)

total: 0 errors, 4 warnings, 0 checks, 18 lines checked
02de64091cb0 drm/i915/dsc: Convert intel_dsc_get_vdsc_per_pipe as non-static
b06fe13fc701 drm/i915/psr: DSC configuration for Early Transport
74856dac452f drm/i915/psr: Drop cursor_in_su_area from intel_psr2_sel_fetch_et_alignment

✓ CI.KUnit: success for PSR/PR Selective Fetch Early Transport fixes

[Patchwork]

== Series Details ==

Series: PSR/PR Selective Fetch Early Transport fixes
URL   : https://patchwork.freedesktop.org/series/161835/
State : success

== Summary ==

+ trap cleanup EXIT
+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/xe/.kunitconfig
[13:45:54] Configuring KUnit Kernel ...
Generating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[13:45:59] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[13:46:30] Starting KUnit Kernel (1/1)...
[13:46:30] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[13:46:30] ================== guc_buf (11 subtests) ===================
[13:46:30] [PASSED] test_smallest
[13:46:30] [PASSED] test_largest
[13:46:30] [PASSED] test_granular
[13:46:30] [PASSED] test_unique
[13:46:30] [PASSED] test_overlap
[13:46:30] [PASSED] test_reusable
[13:46:30] [PASSED] test_too_big
[13:46:30] [PASSED] test_flush
[13:46:30] [PASSED] test_lookup
[13:46:30] [PASSED] test_data
[13:46:30] [PASSED] test_class
[13:46:30] ===================== [PASSED] guc_buf =====================
[13:46:30] =================== guc_dbm (7 subtests) ===================
[13:46:30] [PASSED] test_empty
[13:46:30] [PASSED] test_default
[13:46:30] ======================== test_size  ========================
[13:46:30] [PASSED] 4
[13:46:30] [PASSED] 8
[13:46:30] [PASSED] 32
[13:46:30] [PASSED] 256
[13:46:30] ==================== [PASSED] test_size ====================
[13:46:30] ======================= test_reuse  ========================
[13:46:30] [PASSED] 4
[13:46:30] [PASSED] 8
[13:46:30] [PASSED] 32
[13:46:30] [PASSED] 256
[13:46:30] =================== [PASSED] test_reuse ====================
[13:46:30] =================== test_range_overlap  ====================
[13:46:30] [PASSED] 4
[13:46:30] [PASSED] 8
[13:46:30] [PASSED] 32
[13:46:30] [PASSED] 256
[13:46:30] =============== [PASSED] test_range_overlap ================
[13:46:30] =================== test_range_compact  ====================
[13:46:30] [PASSED] 4
[13:46:30] [PASSED] 8
[13:46:30] [PASSED] 32
[13:46:30] [PASSED] 256
[13:46:30] =============== [PASSED] test_range_compact ================
[13:46:30] ==================== test_range_spare  =====================
[13:46:30] [PASSED] 4
[13:46:30] [PASSED] 8
[13:46:30] [PASSED] 32
[13:46:30] [PASSED] 256
[13:46:30] ================ [PASSED] test_range_spare =================
[13:46:30] ===================== [PASSED] guc_dbm =====================
[13:46:30] =================== guc_idm (6 subtests) ===================
[13:46:30] [PASSED] bad_init
[13:46:30] [PASSED] no_init
[13:46:30] [PASSED] init_fini
[13:46:30] [PASSED] check_used
[13:46:30] [PASSED] check_quota
[13:46:30] [PASSED] check_all
[13:46:30] ===================== [PASSED] guc_idm =====================
[13:46:30] ================== no_relay (3 subtests) ===================
[13:46:30] [PASSED] xe_drops_guc2pf_if_not_ready
[13:46:30] [PASSED] xe_drops_guc2vf_if_not_ready
[13:46:30] [PASSED] xe_rejects_send_if_not_ready
[13:46:30] ==================== [PASSED] no_relay =====================
[13:46:30] ================== pf_relay (14 subtests) ==================
[13:46:30] [PASSED] pf_rejects_guc2pf_too_short
[13:46:30] [PASSED] pf_rejects_guc2pf_too_long
[13:46:30] [PASSED] pf_rejects_guc2pf_no_payload
[13:46:30] [PASSED] pf_fails_no_payload
[13:46:30] [PASSED] pf_fails_bad_origin
[13:46:30] [PASSED] pf_fails_bad_type
[13:46:30] [PASSED] pf_txn_reports_error
[13:46:30] [PASSED] pf_txn_sends_pf2guc
[13:46:30] [PASSED] pf_sends_pf2guc
[13:46:30] [SKIPPED] pf_loopback_nop
[13:46:30] [SKIPPED] pf_loopback_echo
[13:46:30] [SKIPPED] pf_loopback_fail
[13:46:30] [SKIPPED] pf_loopback_busy
[13:46:30] [SKIPPED] pf_loopback_retry
[13:46:30] ==================== [PASSED] pf_relay =====================
[13:46:30] ================== vf_relay (3 subtests) ===================
[13:46:30] [PASSED] vf_rejects_guc2vf_too_short
[13:46:30] [PASSED] vf_rejects_guc2vf_too_long
[13:46:30] [PASSED] vf_rejects_guc2vf_no_payload
[13:46:30] ==================== [PASSED] vf_relay =====================
[13:46:30] ================ pf_gt_config (6 subtests) =================
[13:46:30] [PASSED] fair_contexts_1vf
[13:46:30] [PASSED] fair_doorbells_1vf
[13:46:30] [PASSED] fair_ggtt_1vf
[13:46:30] ====================== fair_contexts  ======================
[13:46:30] [PASSED] 1 VF
[13:46:30] [PASSED] 2 VFs
[13:46:30] [PASSED] 3 VFs
[13:46:30] [PASSED] 4 VFs
[13:46:30] [PASSED] 5 VFs
[13:46:30] [PASSED] 6 VFs
[13:46:30] [PASSED] 7 VFs
[13:46:30] [PASSED] 8 VFs
[13:46:30] [PASSED] 9 VFs
[13:46:30] [PASSED] 10 VFs
[13:46:30] [PASSED] 11 VFs
[13:46:30] [PASSED] 12 VFs
[13:46:30] [PASSED] 13 VFs
[13:46:30] [PASSED] 14 VFs
[13:46:30] [PASSED] 15 VFs
[13:46:30] [PASSED] 16 VFs
[13:46:30] [PASSED] 17 VFs
[13:46:30] [PASSED] 18 VFs
[13:46:30] [PASSED] 19 VFs
[13:46:30] [PASSED] 20 VFs
[13:46:30] [PASSED] 21 VFs
[13:46:30] [PASSED] 22 VFs
[13:46:30] [PASSED] 23 VFs
[13:46:30] [PASSED] 24 VFs
[13:46:30] [PASSED] 25 VFs
[13:46:30] [PASSED] 26 VFs
[13:46:30] [PASSED] 27 VFs
[13:46:30] [PASSED] 28 VFs
[13:46:30] [PASSED] 29 VFs
[13:46:30] [PASSED] 30 VFs
[13:46:30] [PASSED] 31 VFs
[13:46:30] [PASSED] 32 VFs
[13:46:30] [PASSED] 33 VFs
[13:46:30] [PASSED] 34 VFs
[13:46:30] [PASSED] 35 VFs
[13:46:30] [PASSED] 36 VFs
[13:46:30] [PASSED] 37 VFs
[13:46:30] [PASSED] 38 VFs
[13:46:30] [PASSED] 39 VFs
[13:46:30] [PASSED] 40 VFs
[13:46:30] [PASSED] 41 VFs
[13:46:30] [PASSED] 42 VFs
[13:46:30] [PASSED] 43 VFs
[13:46:30] [PASSED] 44 VFs
[13:46:30] [PASSED] 45 VFs
[13:46:30] [PASSED] 46 VFs
[13:46:30] [PASSED] 47 VFs
[13:46:30] [PASSED] 48 VFs
[13:46:30] [PASSED] 49 VFs
[13:46:30] [PASSED] 50 VFs
[13:46:30] [PASSED] 51 VFs
[13:46:30] [PASSED] 52 VFs
[13:46:30] [PASSED] 53 VFs
[13:46:30] [PASSED] 54 VFs
[13:46:30] [PASSED] 55 VFs
[13:46:30] [PASSED] 56 VFs
[13:46:30] [PASSED] 57 VFs
[13:46:30] [PASSED] 58 VFs
[13:46:30] [PASSED] 59 VFs
[13:46:30] [PASSED] 60 VFs
[13:46:30] [PASSED] 61 VFs
[13:46:30] [PASSED] 62 VFs
[13:46:30] [PASSED] 63 VFs
[13:46:30] ================== [PASSED] fair_contexts ==================
[13:46:30] ===================== fair_doorbells  ======================
[13:46:30] [PASSED] 1 VF
[13:46:30] [PASSED] 2 VFs
[13:46:30] [PASSED] 3 VFs
[13:46:30] [PASSED] 4 VFs
[13:46:30] [PASSED] 5 VFs
[13:46:30] [PASSED] 6 VFs
[13:46:30] [PASSED] 7 VFs
[13:46:30] [PASSED] 8 VFs
[13:46:30] [PASSED] 9 VFs
[13:46:30] [PASSED] 10 VFs
[13:46:30] [PASSED] 11 VFs
[13:46:30] [PASSED] 12 VFs
[13:46:30] [PASSED] 13 VFs
[13:46:30] [PASSED] 14 VFs
[13:46:30] [PASSED] 15 VFs
[13:46:30] [PASSED] 16 VFs
[13:46:30] [PASSED] 17 VFs
[13:46:30] [PASSED] 18 VFs
[13:46:30] [PASSED] 19 VFs
[13:46:30] [PASSED] 20 VFs
[13:46:30] [PASSED] 21 VFs
[13:46:30] [PASSED] 22 VFs
[13:46:30] [PASSED] 23 VFs
[13:46:30] [PASSED] 24 VFs
[13:46:30] [PASSED] 25 VFs
[13:46:30] [PASSED] 26 VFs
[13:46:30] [PASSED] 27 VFs
[13:46:30] [PASSED] 28 VFs
[13:46:30] [PASSED] 29 VFs
[13:46:30] [PASSED] 30 VFs
[13:46:30] [PASSED] 31 VFs
[13:46:30] [PASSED] 32 VFs
[13:46:30] [PASSED] 33 VFs
[13:46:30] [PASSED] 34 VFs
[13:46:30] [PASSED] 35 VFs
[13:46:30] [PASSED] 36 VFs
[13:46:30] [PASSED] 37 VFs
[13:46:30] [PASSED] 38 VFs
[13:46:30] [PASSED] 39 VFs
[13:46:30] [PASSED] 40 VFs
[13:46:30] [PASSED] 41 VFs
[13:46:30] [PASSED] 42 VFs
[13:46:30] [PASSED] 43 VFs
[13:46:30] [PASSED] 44 VFs
[13:46:30] [PASSED] 45 VFs
[13:46:30] [PASSED] 46 VFs
[13:46:30] [PASSED] 47 VFs
[13:46:30] [PASSED] 48 VFs
[13:46:30] [PASSED] 49 VFs
[13:46:30] [PASSED] 50 VFs
[13:46:30] [PASSED] 51 VFs
[13:46:30] [PASSED] 52 VFs
[13:46:30] [PASSED] 53 VFs
[13:46:30] [PASSED] 54 VFs
[13:46:30] [PASSED] 55 VFs
[13:46:30] [PASSED] 56 VFs
[13:46:30] [PASSED] 57 VFs
[13:46:30] [PASSED] 58 VFs
[13:46:30] [PASSED] 59 VFs
[13:46:30] [PASSED] 60 VFs
[13:46:30] [PASSED] 61 VFs
[13:46:30] [PASSED] 62 VFs
[13:46:30] [PASSED] 63 VFs
[13:46:30] ================= [PASSED] fair_doorbells ==================
[13:46:30] ======================== fair_ggtt  ========================
[13:46:30] [PASSED] 1 VF
[13:46:30] [PASSED] 2 VFs
[13:46:30] [PASSED] 3 VFs
[13:46:30] [PASSED] 4 VFs
[13:46:30] [PASSED] 5 VFs
[13:46:30] [PASSED] 6 VFs
[13:46:30] [PASSED] 7 VFs
[13:46:30] [PASSED] 8 VFs
[13:46:30] [PASSED] 9 VFs
[13:46:30] [PASSED] 10 VFs
[13:46:30] [PASSED] 11 VFs
[13:46:30] [PASSED] 12 VFs
[13:46:30] [PASSED] 13 VFs
[13:46:30] [PASSED] 14 VFs
[13:46:30] [PASSED] 15 VFs
[13:46:30] [PASSED] 16 VFs
[13:46:30] [PASSED] 17 VFs
[13:46:30] [PASSED] 18 VFs
[13:46:30] [PASSED] 19 VFs
[13:46:30] [PASSED] 20 VFs
[13:46:30] [PASSED] 21 VFs
[13:46:30] [PASSED] 22 VFs
[13:46:30] [PASSED] 23 VFs
[13:46:30] [PASSED] 24 VFs
[13:46:30] [PASSED] 25 VFs
[13:46:30] [PASSED] 26 VFs
[13:46:30] [PASSED] 27 VFs
[13:46:30] [PASSED] 28 VFs
[13:46:30] [PASSED] 29 VFs
[13:46:30] [PASSED] 30 VFs
[13:46:30] [PASSED] 31 VFs
[13:46:30] [PASSED] 32 VFs
[13:46:30] [PASSED] 33 VFs
[13:46:30] [PASSED] 34 VFs
[13:46:30] [PASSED] 35 VFs
[13:46:30] [PASSED] 36 VFs
[13:46:30] [PASSED] 37 VFs
[13:46:30] [PASSED] 38 VFs
[13:46:30] [PASSED] 39 VFs
[13:46:30] [PASSED] 40 VFs
[13:46:30] [PASSED] 41 VFs
[13:46:30] [PASSED] 42 VFs
[13:46:30] [PASSED] 43 VFs
[13:46:30] [PASSED] 44 VFs
[13:46:30] [PASSED] 45 VFs
[13:46:30] [PASSED] 46 VFs
[13:46:30] [PASSED] 47 VFs
[13:46:30] [PASSED] 48 VFs
[13:46:30] [PASSED] 49 VFs
[13:46:30] [PASSED] 50 VFs
[13:46:30] [PASSED] 51 VFs
[13:46:30] [PASSED] 52 VFs
[13:46:30] [PASSED] 53 VFs
[13:46:30] [PASSED] 54 VFs
[13:46:30] [PASSED] 55 VFs
[13:46:30] [PASSED] 56 VFs
[13:46:30] [PASSED] 57 VFs
[13:46:30] [PASSED] 58 VFs
[13:46:30] [PASSED] 59 VFs
[13:46:30] [PASSED] 60 VFs
[13:46:30] [PASSED] 61 VFs
[13:46:30] [PASSED] 62 VFs
[13:46:30] [PASSED] 63 VFs
[13:46:30] ==================== [PASSED] fair_ggtt ====================
[13:46:30] ================== [PASSED] pf_gt_config ===================
[13:46:30] ===================== lmtt (1 subtest) =====================
[13:46:30] ======================== test_ops  =========================
[13:46:30] [PASSED] 2-level
[13:46:30] [PASSED] multi-level
[13:46:30] ==================== [PASSED] test_ops =====================
[13:46:30] ====================== [PASSED] lmtt =======================
[13:46:30] ================= pf_service (11 subtests) =================
[13:46:30] [PASSED] pf_negotiate_any
[13:46:30] [PASSED] pf_negotiate_base_match
[13:46:30] [PASSED] pf_negotiate_base_newer
[13:46:30] [PASSED] pf_negotiate_base_next
[13:46:30] [SKIPPED] pf_negotiate_base_older
[13:46:30] [PASSED] pf_negotiate_base_prev
[13:46:30] [PASSED] pf_negotiate_latest_match
[13:46:30] [PASSED] pf_negotiate_latest_newer
[13:46:30] [PASSED] pf_negotiate_latest_next
[13:46:30] [SKIPPED] pf_negotiate_latest_older
[13:46:30] [SKIPPED] pf_negotiate_latest_prev
[13:46:30] =================== [PASSED] pf_service ====================
[13:46:30] ================= xe_guc_g2g (2 subtests) ==================
[13:46:30] ============== xe_live_guc_g2g_kunit_default  ==============
[13:46:30] ========= [SKIPPED] xe_live_guc_g2g_kunit_default ==========
[13:46:30] ============== xe_live_guc_g2g_kunit_allmem  ===============
[13:46:30] ========== [SKIPPED] xe_live_guc_g2g_kunit_allmem ==========
[13:46:30] =================== [SKIPPED] xe_guc_g2g ===================
[13:46:30] =================== xe_mocs (2 subtests) ===================
[13:46:30] ================ xe_live_mocs_kernel_kunit  ================
[13:46:30] =========== [SKIPPED] xe_live_mocs_kernel_kunit ============
[13:46:30] ================ xe_live_mocs_reset_kunit  =================
[13:46:30] ============ [SKIPPED] xe_live_mocs_reset_kunit ============
[13:46:30] ==================== [SKIPPED] xe_mocs =====================
[13:46:30] ================= xe_migrate (2 subtests) ==================
[13:46:30] ================= xe_migrate_sanity_kunit  =================
[13:46:30] ============ [SKIPPED] xe_migrate_sanity_kunit =============
[13:46:30] ================== xe_validate_ccs_kunit  ==================
[13:46:30] ============= [SKIPPED] xe_validate_ccs_kunit ==============
[13:46:30] =================== [SKIPPED] xe_migrate ===================
[13:46:30] ================== xe_dma_buf (1 subtest) ==================
[13:46:30] ==================== xe_dma_buf_kunit  =====================
[13:46:30] ================ [SKIPPED] xe_dma_buf_kunit ================
[13:46:30] =================== [SKIPPED] xe_dma_buf ===================
[13:46:30] ================= xe_bo_shrink (1 subtest) =================
[13:46:30] =================== xe_bo_shrink_kunit  ====================
[13:46:30] =============== [SKIPPED] xe_bo_shrink_kunit ===============
[13:46:30] ================== [SKIPPED] xe_bo_shrink ==================
[13:46:30] ==================== xe_bo (2 subtests) ====================
[13:46:30] ================== xe_ccs_migrate_kunit  ===================
[13:46:30] ============== [SKIPPED] xe_ccs_migrate_kunit ==============
[13:46:30] ==================== xe_bo_evict_kunit  ====================
[13:46:30] =============== [SKIPPED] xe_bo_evict_kunit ================
[13:46:30] ===================== [SKIPPED] xe_bo ======================
[13:46:30] ==================== args (13 subtests) ====================
[13:46:30] [PASSED] count_args_test
[13:46:30] [PASSED] call_args_example
[13:46:30] [PASSED] call_args_test
[13:46:30] [PASSED] drop_first_arg_example
[13:46:30] [PASSED] drop_first_arg_test
[13:46:30] [PASSED] first_arg_example
[13:46:30] [PASSED] first_arg_test
[13:46:30] [PASSED] last_arg_example
[13:46:30] [PASSED] last_arg_test
[13:46:30] [PASSED] pick_arg_example
[13:46:30] [PASSED] if_args_example
[13:46:30] [PASSED] if_args_test
[13:46:30] [PASSED] sep_comma_example
[13:46:30] ====================== [PASSED] args =======================
[13:46:30] =================== xe_pci (3 subtests) ====================
[13:46:30] ==================== check_graphics_ip  ====================
[13:46:30] [PASSED] 12.00 Xe_LP
[13:46:30] [PASSED] 12.10 Xe_LP+
[13:46:30] [PASSED] 12.55 Xe_HPG
[13:46:30] [PASSED] 12.60 Xe_HPC
[13:46:30] [PASSED] 12.70 Xe_LPG
[13:46:30] [PASSED] 12.71 Xe_LPG
[13:46:30] [PASSED] 12.74 Xe_LPG+
[13:46:30] [PASSED] 20.01 Xe2_HPG
[13:46:30] [PASSED] 20.02 Xe2_HPG
[13:46:30] [PASSED] 20.04 Xe2_LPG
[13:46:30] [PASSED] 30.00 Xe3_LPG
[13:46:30] [PASSED] 30.01 Xe3_LPG
[13:46:30] [PASSED] 30.03 Xe3_LPG
[13:46:30] [PASSED] 30.04 Xe3_LPG
[13:46:30] [PASSED] 30.05 Xe3_LPG
[13:46:30] [PASSED] 35.10 Xe3p_LPG
[13:46:30] [PASSED] 35.11 Xe3p_XPC
[13:46:30] ================ [PASSED] check_graphics_ip ================
[13:46:30] ===================== check_media_ip  ======================
[13:46:30] [PASSED] 12.00 Xe_M
[13:46:30] [PASSED] 12.55 Xe_HPM
[13:46:30] [PASSED] 13.00 Xe_LPM+
[13:46:30] [PASSED] 13.01 Xe2_HPM
[13:46:30] [PASSED] 20.00 Xe2_LPM
[13:46:30] [PASSED] 30.00 Xe3_LPM
[13:46:30] [PASSED] 30.02 Xe3_LPM
[13:46:30] [PASSED] 35.00 Xe3p_LPM
[13:46:30] [PASSED] 35.03 Xe3p_HPM
[13:46:30] ================= [PASSED] check_media_ip ==================
[13:46:30] =================== check_platform_desc  ===================
[13:46:30] [PASSED] 0x9A60 (TIGERLAKE)
[13:46:30] [PASSED] 0x9A68 (TIGERLAKE)
[13:46:30] [PASSED] 0x9A70 (TIGERLAKE)
[13:46:30] [PASSED] 0x9A40 (TIGERLAKE)
[13:46:30] [PASSED] 0x9A49 (TIGERLAKE)
[13:46:30] [PASSED] 0x9A59 (TIGERLAKE)
[13:46:30] [PASSED] 0x9A78 (TIGERLAKE)
[13:46:30] [PASSED] 0x9AC0 (TIGERLAKE)
[13:46:30] [PASSED] 0x9AC9 (TIGERLAKE)
[13:46:30] [PASSED] 0x9AD9 (TIGERLAKE)
[13:46:30] [PASSED] 0x9AF8 (TIGERLAKE)
[13:46:30] [PASSED] 0x4C80 (ROCKETLAKE)
[13:46:30] [PASSED] 0x4C8A (ROCKETLAKE)
[13:46:30] [PASSED] 0x4C8B (ROCKETLAKE)
[13:46:30] [PASSED] 0x4C8C (ROCKETLAKE)
[13:46:30] [PASSED] 0x4C90 (ROCKETLAKE)
[13:46:30] [PASSED] 0x4C9A (ROCKETLAKE)
[13:46:30] [PASSED] 0x4680 (ALDERLAKE_S)
[13:46:30] [PASSED] 0x4682 (ALDERLAKE_S)
[13:46:30] [PASSED] 0x4688 (ALDERLAKE_S)
[13:46:30] [PASSED] 0x468A (ALDERLAKE_S)
[13:46:30] [PASSED] 0x468B (ALDERLAKE_S)
[13:46:30] [PASSED] 0x4690 (ALDERLAKE_S)
[13:46:30] [PASSED] 0x4692 (ALDERLAKE_S)
[13:46:30] [PASSED] 0x4693 (ALDERLAKE_S)
[13:46:30] [PASSED] 0x46A0 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46A1 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46A2 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46A3 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46A6 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46A8 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46AA (ALDERLAKE_P)
[13:46:30] [PASSED] 0x462A (ALDERLAKE_P)
[13:46:30] [PASSED] 0x4626 (ALDERLAKE_P)
stty: 'standard input': Inappropriate ioctl for device
[13:46:30] [PASSED] 0x4628 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46B0 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46B1 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46B2 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46B3 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46C0 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46C1 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46C2 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46C3 (ALDERLAKE_P)
[13:46:30] [PASSED] 0x46D0 (ALDERLAKE_N)
[13:46:30] [PASSED] 0x46D1 (ALDERLAKE_N)
[13:46:30] [PASSED] 0x46D2 (ALDERLAKE_N)
[13:46:30] [PASSED] 0x46D3 (ALDERLAKE_N)
[13:46:30] [PASSED] 0x46D4 (ALDERLAKE_N)
[13:46:30] [PASSED] 0xA721 (ALDERLAKE_P)
[13:46:30] [PASSED] 0xA7A1 (ALDERLAKE_P)
[13:46:30] [PASSED] 0xA7A9 (ALDERLAKE_P)
[13:46:30] [PASSED] 0xA7AC (ALDERLAKE_P)
[13:46:30] [PASSED] 0xA7AD (ALDERLAKE_P)
[13:46:30] [PASSED] 0xA720 (ALDERLAKE_P)
[13:46:30] [PASSED] 0xA7A0 (ALDERLAKE_P)
[13:46:30] [PASSED] 0xA7A8 (ALDERLAKE_P)
[13:46:30] [PASSED] 0xA7AA (ALDERLAKE_P)
[13:46:30] [PASSED] 0xA7AB (ALDERLAKE_P)
[13:46:30] [PASSED] 0xA780 (ALDERLAKE_S)
[13:46:30] [PASSED] 0xA781 (ALDERLAKE_S)
[13:46:30] [PASSED] 0xA782 (ALDERLAKE_S)
[13:46:30] [PASSED] 0xA783 (ALDERLAKE_S)
[13:46:30] [PASSED] 0xA788 (ALDERLAKE_S)
[13:46:30] [PASSED] 0xA789 (ALDERLAKE_S)
[13:46:30] [PASSED] 0xA78A (ALDERLAKE_S)
[13:46:30] [PASSED] 0xA78B (ALDERLAKE_S)
[13:46:30] [PASSED] 0x4905 (DG1)
[13:46:30] [PASSED] 0x4906 (DG1)
[13:46:30] [PASSED] 0x4907 (DG1)
[13:46:30] [PASSED] 0x4908 (DG1)
[13:46:30] [PASSED] 0x4909 (DG1)
[13:46:30] [PASSED] 0x56C0 (DG2)
[13:46:30] [PASSED] 0x56C2 (DG2)
[13:46:30] [PASSED] 0x56C1 (DG2)
[13:46:30] [PASSED] 0x7D51 (METEORLAKE)
[13:46:30] [PASSED] 0x7DD1 (METEORLAKE)
[13:46:30] [PASSED] 0x7D41 (METEORLAKE)
[13:46:30] [PASSED] 0x7D67 (METEORLAKE)
[13:46:30] [PASSED] 0xB640 (METEORLAKE)
[13:46:30] [PASSED] 0x56A0 (DG2)
[13:46:30] [PASSED] 0x56A1 (DG2)
[13:46:30] [PASSED] 0x56A2 (DG2)
[13:46:30] [PASSED] 0x56BE (DG2)
[13:46:30] [PASSED] 0x56BF (DG2)
[13:46:30] [PASSED] 0x5690 (DG2)
[13:46:30] [PASSED] 0x5691 (DG2)
[13:46:30] [PASSED] 0x5692 (DG2)
[13:46:30] [PASSED] 0x56A5 (DG2)
[13:46:30] [PASSED] 0x56A6 (DG2)
[13:46:30] [PASSED] 0x56B0 (DG2)
[13:46:30] [PASSED] 0x56B1 (DG2)
[13:46:30] [PASSED] 0x56BA (DG2)
[13:46:30] [PASSED] 0x56BB (DG2)
[13:46:30] [PASSED] 0x56BC (DG2)
[13:46:30] [PASSED] 0x56BD (DG2)
[13:46:30] [PASSED] 0x5693 (DG2)
[13:46:30] [PASSED] 0x5694 (DG2)
[13:46:30] [PASSED] 0x5695 (DG2)
[13:46:30] [PASSED] 0x56A3 (DG2)
[13:46:30] [PASSED] 0x56A4 (DG2)
[13:46:30] [PASSED] 0x56B2 (DG2)
[13:46:30] [PASSED] 0x56B3 (DG2)
[13:46:30] [PASSED] 0x5696 (DG2)
[13:46:30] [PASSED] 0x5697 (DG2)
[13:46:30] [PASSED] 0xB69 (PVC)
[13:46:30] [PASSED] 0xB6E (PVC)
[13:46:30] [PASSED] 0xBD4 (PVC)
[13:46:30] [PASSED] 0xBD5 (PVC)
[13:46:30] [PASSED] 0xBD6 (PVC)
[13:46:30] [PASSED] 0xBD7 (PVC)
[13:46:30] [PASSED] 0xBD8 (PVC)
[13:46:30] [PASSED] 0xBD9 (PVC)
[13:46:30] [PASSED] 0xBDA (PVC)
[13:46:30] [PASSED] 0xBDB (PVC)
[13:46:30] [PASSED] 0xBE0 (PVC)
[13:46:30] [PASSED] 0xBE1 (PVC)
[13:46:30] [PASSED] 0xBE5 (PVC)
[13:46:30] [PASSED] 0x7D40 (METEORLAKE)
[13:46:30] [PASSED] 0x7D45 (METEORLAKE)
[13:46:30] [PASSED] 0x7D55 (METEORLAKE)
[13:46:30] [PASSED] 0x7D60 (METEORLAKE)
[13:46:30] [PASSED] 0x7DD5 (METEORLAKE)
[13:46:30] [PASSED] 0x6420 (LUNARLAKE)
[13:46:30] [PASSED] 0x64A0 (LUNARLAKE)
[13:46:30] [PASSED] 0x64B0 (LUNARLAKE)
[13:46:30] [PASSED] 0xE202 (BATTLEMAGE)
[13:46:30] [PASSED] 0xE209 (BATTLEMAGE)
[13:46:30] [PASSED] 0xE20B (BATTLEMAGE)
[13:46:30] [PASSED] 0xE20C (BATTLEMAGE)
[13:46:30] [PASSED] 0xE20D (BATTLEMAGE)
[13:46:30] [PASSED] 0xE210 (BATTLEMAGE)
[13:46:30] [PASSED] 0xE211 (BATTLEMAGE)
[13:46:30] [PASSED] 0xE212 (BATTLEMAGE)
[13:46:30] [PASSED] 0xE216 (BATTLEMAGE)
[13:46:30] [PASSED] 0xE220 (BATTLEMAGE)
[13:46:30] [PASSED] 0xE221 (BATTLEMAGE)
[13:46:30] [PASSED] 0xE222 (BATTLEMAGE)
[13:46:30] [PASSED] 0xE223 (BATTLEMAGE)
[13:46:30] [PASSED] 0xB080 (PANTHERLAKE)
[13:46:30] [PASSED] 0xB081 (PANTHERLAKE)
[13:46:30] [PASSED] 0xB082 (PANTHERLAKE)
[13:46:30] [PASSED] 0xB083 (PANTHERLAKE)
[13:46:30] [PASSED] 0xB084 (PANTHERLAKE)
[13:46:30] [PASSED] 0xB085 (PANTHERLAKE)
[13:46:30] [PASSED] 0xB086 (PANTHERLAKE)
[13:46:30] [PASSED] 0xB087 (PANTHERLAKE)
[13:46:30] [PASSED] 0xB08F (PANTHERLAKE)
[13:46:30] [PASSED] 0xB090 (PANTHERLAKE)
[13:46:30] [PASSED] 0xB0A0 (PANTHERLAKE)
[13:46:30] [PASSED] 0xB0B0 (PANTHERLAKE)
[13:46:30] [PASSED] 0xFD80 (PANTHERLAKE)
[13:46:30] [PASSED] 0xFD81 (PANTHERLAKE)
[13:46:30] [PASSED] 0xD740 (NOVALAKE_S)
[13:46:30] [PASSED] 0xD741 (NOVALAKE_S)
[13:46:30] [PASSED] 0xD742 (NOVALAKE_S)
[13:46:30] [PASSED] 0xD743 (NOVALAKE_S)
[13:46:30] [PASSED] 0xD744 (NOVALAKE_S)
[13:46:30] [PASSED] 0xD745 (NOVALAKE_S)
[13:46:30] [PASSED] 0x674C (CRESCENTISLAND)
[13:46:30] [PASSED] 0xD750 (NOVALAKE_P)
[13:46:30] [PASSED] 0xD751 (NOVALAKE_P)
[13:46:30] [PASSED] 0xD752 (NOVALAKE_P)
[13:46:30] [PASSED] 0xD753 (NOVALAKE_P)
[13:46:30] [PASSED] 0xD754 (NOVALAKE_P)
[13:46:30] [PASSED] 0xD755 (NOVALAKE_P)
[13:46:30] [PASSED] 0xD756 (NOVALAKE_P)
[13:46:30] [PASSED] 0xD757 (NOVALAKE_P)
[13:46:30] [PASSED] 0xD75F (NOVALAKE_P)
[13:46:30] =============== [PASSED] check_platform_desc ===============
[13:46:30] ===================== [PASSED] xe_pci ======================
[13:46:30] =================== xe_rtp (2 subtests) ====================
[13:46:30] =============== xe_rtp_process_to_sr_tests  ================
[13:46:30] [PASSED] coalesce-same-reg
[13:46:30] [PASSED] no-match-no-add
[13:46:30] [PASSED] match-or
[13:46:30] [PASSED] match-or-xfail
[13:46:30] [PASSED] no-match-no-add-multiple-rules
[13:46:30] [PASSED] two-regs-two-entries
[13:46:30] [PASSED] clr-one-set-other
[13:46:30] [PASSED] set-field
[13:46:30] [PASSED] conflict-duplicate
[13:46:30] [PASSED] conflict-not-disjoint
[13:46:30] [PASSED] conflict-reg-type
[13:46:30] =========== [PASSED] xe_rtp_process_to_sr_tests ============
[13:46:30] ================== xe_rtp_process_tests  ===================
[13:46:30] [PASSED] active1
[13:46:30] [PASSED] active2
[13:46:30] [PASSED] active-inactive
[13:46:30] [PASSED] inactive-active
[13:46:30] [PASSED] inactive-1st_or_active-inactive
[13:46:30] [PASSED] inactive-2nd_or_active-inactive
[13:46:30] [PASSED] inactive-last_or_active-inactive
[13:46:30] [PASSED] inactive-no_or_active-inactive
[13:46:30] ============== [PASSED] xe_rtp_process_tests ===============
[13:46:30] ===================== [PASSED] xe_rtp ======================
[13:46:30] ==================== xe_wa (1 subtest) =====================
[13:46:30] ======================== xe_wa_gt  =========================
[13:46:30] [PASSED] TIGERLAKE B0
[13:46:30] [PASSED] DG1 A0
[13:46:30] [PASSED] DG1 B0
[13:46:30] [PASSED] ALDERLAKE_S A0
[13:46:30] [PASSED] ALDERLAKE_S B0
[13:46:30] [PASSED] ALDERLAKE_S C0
[13:46:30] [PASSED] ALDERLAKE_S D0
[13:46:30] [PASSED] ALDERLAKE_P A0
[13:46:31] [PASSED] ALDERLAKE_P B0
[13:46:31] [PASSED] ALDERLAKE_P C0
[13:46:31] [PASSED] ALDERLAKE_S RPLS D0
[13:46:31] [PASSED] ALDERLAKE_P RPLU E0
[13:46:31] [PASSED] DG2 G10 C0
[13:46:31] [PASSED] DG2 G11 B1
[13:46:31] [PASSED] DG2 G12 A1
[13:46:31] [PASSED] METEORLAKE 12.70(Xe_LPG) A0 13.00(Xe_LPM+) A0
[13:46:31] [PASSED] METEORLAKE 12.71(Xe_LPG) A0 13.00(Xe_LPM+) A0
[13:46:31] [PASSED] METEORLAKE 12.74(Xe_LPG+) A0 13.00(Xe_LPM+) A0
[13:46:31] [PASSED] LUNARLAKE 20.04(Xe2_LPG) A0 20.00(Xe2_LPM) A0
[13:46:31] [PASSED] LUNARLAKE 20.04(Xe2_LPG) B0 20.00(Xe2_LPM) A0
[13:46:31] [PASSED] BATTLEMAGE 20.01(Xe2_HPG) A0 13.01(Xe2_HPM) A1
[13:46:31] [PASSED] PANTHERLAKE 30.00(Xe3_LPG) A0 30.00(Xe3_LPM) A0
[13:46:31] ==================== [PASSED] xe_wa_gt =====================
[13:46:31] ====================== [PASSED] xe_wa ======================
[13:46:31] ============================================================
[13:46:31] Testing complete. Ran 522 tests: passed: 504, skipped: 18
[13:46:31] Elapsed time: 36.122s total, 4.113s configuring, 31.493s building, 0.476s running

+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/tests/.kunitconfig
[13:46:31] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[13:46:32] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[13:46:58] Starting KUnit Kernel (1/1)...
[13:46:58] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[13:46:58] ============ drm_test_pick_cmdline (2 subtests) ============
[13:46:58] [PASSED] drm_test_pick_cmdline_res_1920_1080_60
[13:46:58] =============== drm_test_pick_cmdline_named  ===============
[13:46:58] [PASSED] NTSC
[13:46:58] [PASSED] NTSC-J
[13:46:58] [PASSED] PAL
[13:46:58] [PASSED] PAL-M
[13:46:58] =========== [PASSED] drm_test_pick_cmdline_named ===========
[13:46:58] ============== [PASSED] drm_test_pick_cmdline ==============
[13:46:58] == drm_test_atomic_get_connector_for_encoder (1 subtest) ===
[13:46:58] [PASSED] drm_test_drm_atomic_get_connector_for_encoder
[13:46:58] ==== [PASSED] drm_test_atomic_get_connector_for_encoder ====
[13:46:58] =========== drm_validate_clone_mode (2 subtests) ===========
[13:46:58] ============== drm_test_check_in_clone_mode  ===============
[13:46:58] [PASSED] in_clone_mode
[13:46:58] [PASSED] not_in_clone_mode
[13:46:58] ========== [PASSED] drm_test_check_in_clone_mode ===========
[13:46:58] =============== drm_test_check_valid_clones  ===============
[13:46:58] [PASSED] not_in_clone_mode
[13:46:58] [PASSED] valid_clone
[13:46:58] [PASSED] invalid_clone
[13:46:58] =========== [PASSED] drm_test_check_valid_clones ===========
[13:46:58] ============= [PASSED] drm_validate_clone_mode =============
[13:46:58] ============= drm_validate_modeset (1 subtest) =============
[13:46:58] [PASSED] drm_test_check_connector_changed_modeset
[13:46:58] ============== [PASSED] drm_validate_modeset ===============
[13:46:58] ====== drm_test_bridge_get_current_state (2 subtests) ======
[13:46:58] [PASSED] drm_test_drm_bridge_get_current_state_atomic
[13:46:58] [PASSED] drm_test_drm_bridge_get_current_state_legacy
[13:46:58] ======== [PASSED] drm_test_bridge_get_current_state ========
[13:46:58] ====== drm_test_bridge_helper_reset_crtc (3 subtests) ======
[13:46:58] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic
[13:46:58] [PASSED] drm_test_drm_bridge_helper_reset_crtc_atomic_disabled
[13:46:58] [PASSED] drm_test_drm_bridge_helper_reset_crtc_legacy
[13:46:58] ======== [PASSED] drm_test_bridge_helper_reset_crtc ========
[13:46:58] ============== drm_bridge_alloc (2 subtests) ===============
[13:46:58] [PASSED] drm_test_drm_bridge_alloc_basic
[13:46:58] [PASSED] drm_test_drm_bridge_alloc_get_put
[13:46:58] ================ [PASSED] drm_bridge_alloc =================
[13:46:58] ============= drm_cmdline_parser (40 subtests) =============
[13:46:58] [PASSED] drm_test_cmdline_force_d_only
[13:46:58] [PASSED] drm_test_cmdline_force_D_only_dvi
[13:46:58] [PASSED] drm_test_cmdline_force_D_only_hdmi
[13:46:58] [PASSED] drm_test_cmdline_force_D_only_not_digital
[13:46:58] [PASSED] drm_test_cmdline_force_e_only
[13:46:58] [PASSED] drm_test_cmdline_res
[13:46:58] [PASSED] drm_test_cmdline_res_vesa
[13:46:58] [PASSED] drm_test_cmdline_res_vesa_rblank
[13:46:58] [PASSED] drm_test_cmdline_res_rblank
[13:46:58] [PASSED] drm_test_cmdline_res_bpp
[13:46:58] [PASSED] drm_test_cmdline_res_refresh
[13:46:58] [PASSED] drm_test_cmdline_res_bpp_refresh
[13:46:58] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced
[13:46:58] [PASSED] drm_test_cmdline_res_bpp_refresh_margins
[13:46:58] [PASSED] drm_test_cmdline_res_bpp_refresh_force_off
[13:46:58] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on
[13:46:58] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_analog
[13:46:58] [PASSED] drm_test_cmdline_res_bpp_refresh_force_on_digital
[13:46:58] [PASSED] drm_test_cmdline_res_bpp_refresh_interlaced_margins_force_on
[13:46:58] [PASSED] drm_test_cmdline_res_margins_force_on
[13:46:58] [PASSED] drm_test_cmdline_res_vesa_margins
[13:46:58] [PASSED] drm_test_cmdline_name
[13:46:58] [PASSED] drm_test_cmdline_name_bpp
[13:46:58] [PASSED] drm_test_cmdline_name_option
[13:46:58] [PASSED] drm_test_cmdline_name_bpp_option
[13:46:58] [PASSED] drm_test_cmdline_rotate_0
[13:46:58] [PASSED] drm_test_cmdline_rotate_90
[13:46:58] [PASSED] drm_test_cmdline_rotate_180
[13:46:58] [PASSED] drm_test_cmdline_rotate_270
[13:46:58] [PASSED] drm_test_cmdline_hmirror
[13:46:58] [PASSED] drm_test_cmdline_vmirror
[13:46:58] [PASSED] drm_test_cmdline_margin_options
[13:46:58] [PASSED] drm_test_cmdline_multiple_options
[13:46:58] [PASSED] drm_test_cmdline_bpp_extra_and_option
[13:46:58] [PASSED] drm_test_cmdline_extra_and_option
[13:46:58] [PASSED] drm_test_cmdline_freestanding_options
[13:46:58] [PASSED] drm_test_cmdline_freestanding_force_e_and_options
[13:46:58] [PASSED] drm_test_cmdline_panel_orientation
[13:46:58] ================ drm_test_cmdline_invalid  =================
[13:46:58] [PASSED] margin_only
[13:46:58] [PASSED] interlace_only
[13:46:58] [PASSED] res_missing_x
[13:46:58] [PASSED] res_missing_y
[13:46:58] [PASSED] res_bad_y
[13:46:58] [PASSED] res_missing_y_bpp
[13:46:58] [PASSED] res_bad_bpp
[13:46:58] [PASSED] res_bad_refresh
[13:46:58] [PASSED] res_bpp_refresh_force_on_off
[13:46:58] [PASSED] res_invalid_mode
[13:46:58] [PASSED] res_bpp_wrong_place_mode
[13:46:58] [PASSED] name_bpp_refresh
[13:46:58] [PASSED] name_refresh
[13:46:58] [PASSED] name_refresh_wrong_mode
[13:46:58] [PASSED] name_refresh_invalid_mode
[13:46:58] [PASSED] rotate_multiple
[13:46:58] [PASSED] rotate_invalid_val
[13:46:58] [PASSED] rotate_truncated
[13:46:58] [PASSED] invalid_option
[13:46:58] [PASSED] invalid_tv_option
[13:46:58] [PASSED] truncated_tv_option
[13:46:58] ============ [PASSED] drm_test_cmdline_invalid =============
[13:46:58] =============== drm_test_cmdline_tv_options  ===============
[13:46:58] [PASSED] NTSC
[13:46:58] [PASSED] NTSC_443
[13:46:58] [PASSED] NTSC_J
[13:46:58] [PASSED] PAL
[13:46:58] [PASSED] PAL_M
[13:46:58] [PASSED] PAL_N
[13:46:58] [PASSED] SECAM
[13:46:58] [PASSED] MONO_525
[13:46:58] [PASSED] MONO_625
[13:46:58] =========== [PASSED] drm_test_cmdline_tv_options ===========
[13:46:58] =============== [PASSED] drm_cmdline_parser ================
[13:46:58] ========== drmm_connector_hdmi_init (20 subtests) ==========
[13:46:58] [PASSED] drm_test_connector_hdmi_init_valid
[13:46:58] [PASSED] drm_test_connector_hdmi_init_bpc_8
[13:46:58] [PASSED] drm_test_connector_hdmi_init_bpc_10
[13:46:58] [PASSED] drm_test_connector_hdmi_init_bpc_12
[13:46:58] [PASSED] drm_test_connector_hdmi_init_bpc_invalid
[13:46:58] [PASSED] drm_test_connector_hdmi_init_bpc_null
[13:46:58] [PASSED] drm_test_connector_hdmi_init_formats_empty
[13:46:58] [PASSED] drm_test_connector_hdmi_init_formats_no_rgb
[13:46:58] === drm_test_connector_hdmi_init_formats_yuv420_allowed  ===
[13:46:58] [PASSED] supported_formats=0x9 yuv420_allowed=1
[13:46:58] [PASSED] supported_formats=0x9 yuv420_allowed=0
[13:46:58] [PASSED] supported_formats=0x3 yuv420_allowed=1
[13:46:58] [PASSED] supported_formats=0x3 yuv420_allowed=0
[13:46:58] === [PASSED] drm_test_connector_hdmi_init_formats_yuv420_allowed ===
[13:46:58] [PASSED] drm_test_connector_hdmi_init_null_ddc
[13:46:58] [PASSED] drm_test_connector_hdmi_init_null_product
[13:46:58] [PASSED] drm_test_connector_hdmi_init_null_vendor
[13:46:58] [PASSED] drm_test_connector_hdmi_init_product_length_exact
[13:46:58] [PASSED] drm_test_connector_hdmi_init_product_length_too_long
[13:46:58] [PASSED] drm_test_connector_hdmi_init_product_valid
[13:46:58] [PASSED] drm_test_connector_hdmi_init_vendor_length_exact
[13:46:58] [PASSED] drm_test_connector_hdmi_init_vendor_length_too_long
[13:46:58] [PASSED] drm_test_connector_hdmi_init_vendor_valid
[13:46:58] ========= drm_test_connector_hdmi_init_type_valid  =========
[13:46:58] [PASSED] HDMI-A
[13:46:58] [PASSED] HDMI-B
[13:46:58] ===== [PASSED] drm_test_connector_hdmi_init_type_valid =====
[13:46:58] ======== drm_test_connector_hdmi_init_type_invalid  ========
[13:46:58] [PASSED] Unknown
[13:46:58] [PASSED] VGA
[13:46:58] [PASSED] DVI-I
[13:46:58] [PASSED] DVI-D
[13:46:58] [PASSED] DVI-A
[13:46:58] [PASSED] Composite
[13:46:58] [PASSED] SVIDEO
[13:46:58] [PASSED] LVDS
[13:46:58] [PASSED] Component
[13:46:58] [PASSED] DIN
[13:46:58] [PASSED] DP
[13:46:58] [PASSED] TV
[13:46:58] [PASSED] eDP
[13:46:58] [PASSED] Virtual
[13:46:58] [PASSED] DSI
[13:46:58] [PASSED] DPI
[13:46:58] [PASSED] Writeback
[13:46:58] [PASSED] SPI
[13:46:58] [PASSED] USB
[13:46:58] ==== [PASSED] drm_test_connector_hdmi_init_type_invalid ====
[13:46:58] ============ [PASSED] drmm_connector_hdmi_init =============
[13:46:58] ============= drmm_connector_init (3 subtests) =============
[13:46:58] [PASSED] drm_test_drmm_connector_init
[13:46:58] [PASSED] drm_test_drmm_connector_init_null_ddc
[13:46:58] ========= drm_test_drmm_connector_init_type_valid  =========
[13:46:58] [PASSED] Unknown
[13:46:58] [PASSED] VGA
[13:46:58] [PASSED] DVI-I
[13:46:58] [PASSED] DVI-D
[13:46:58] [PASSED] DVI-A
[13:46:58] [PASSED] Composite
[13:46:58] [PASSED] SVIDEO
[13:46:58] [PASSED] LVDS
[13:46:58] [PASSED] Component
[13:46:58] [PASSED] DIN
[13:46:58] [PASSED] DP
[13:46:58] [PASSED] HDMI-A
[13:46:58] [PASSED] HDMI-B
[13:46:58] [PASSED] TV
[13:46:58] [PASSED] eDP
[13:46:58] [PASSED] Virtual
[13:46:58] [PASSED] DSI
[13:46:58] [PASSED] DPI
[13:46:58] [PASSED] Writeback
[13:46:58] [PASSED] SPI
[13:46:58] [PASSED] USB
[13:46:58] ===== [PASSED] drm_test_drmm_connector_init_type_valid =====
[13:46:58] =============== [PASSED] drmm_connector_init ===============
[13:46:58] ========= drm_connector_dynamic_init (6 subtests) ==========
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_init
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_init_null_ddc
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_init_not_added
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_init_properties
[13:46:58] ===== drm_test_drm_connector_dynamic_init_type_valid  ======
[13:46:58] [PASSED] Unknown
[13:46:58] [PASSED] VGA
[13:46:58] [PASSED] DVI-I
[13:46:58] [PASSED] DVI-D
[13:46:58] [PASSED] DVI-A
[13:46:58] [PASSED] Composite
[13:46:58] [PASSED] SVIDEO
[13:46:58] [PASSED] LVDS
[13:46:58] [PASSED] Component
[13:46:58] [PASSED] DIN
[13:46:58] [PASSED] DP
[13:46:58] [PASSED] HDMI-A
[13:46:58] [PASSED] HDMI-B
[13:46:58] [PASSED] TV
[13:46:58] [PASSED] eDP
[13:46:58] [PASSED] Virtual
[13:46:58] [PASSED] DSI
[13:46:58] [PASSED] DPI
[13:46:58] [PASSED] Writeback
[13:46:58] [PASSED] SPI
[13:46:58] [PASSED] USB
[13:46:58] = [PASSED] drm_test_drm_connector_dynamic_init_type_valid ==
[13:46:58] ======== drm_test_drm_connector_dynamic_init_name  =========
[13:46:58] [PASSED] Unknown
[13:46:58] [PASSED] VGA
[13:46:58] [PASSED] DVI-I
[13:46:58] [PASSED] DVI-D
[13:46:58] [PASSED] DVI-A
[13:46:58] [PASSED] Composite
[13:46:58] [PASSED] SVIDEO
[13:46:58] [PASSED] LVDS
[13:46:58] [PASSED] Component
[13:46:58] [PASSED] DIN
[13:46:58] [PASSED] DP
[13:46:58] [PASSED] HDMI-A
[13:46:58] [PASSED] HDMI-B
[13:46:58] [PASSED] TV
[13:46:58] [PASSED] eDP
[13:46:58] [PASSED] Virtual
[13:46:58] [PASSED] DSI
[13:46:58] [PASSED] DPI
[13:46:58] [PASSED] Writeback
[13:46:58] [PASSED] SPI
[13:46:58] [PASSED] USB
[13:46:58] ==== [PASSED] drm_test_drm_connector_dynamic_init_name =====
[13:46:58] =========== [PASSED] drm_connector_dynamic_init ============
[13:46:58] ==== drm_connector_dynamic_register_early (4 subtests) =====
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_early_on_list
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_early_defer
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_early_no_init
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_early_no_mode_object
[13:46:58] ====== [PASSED] drm_connector_dynamic_register_early =======
[13:46:58] ======= drm_connector_dynamic_register (7 subtests) ========
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_on_list
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_no_defer
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_no_init
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_mode_object
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_sysfs
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_sysfs_name
[13:46:58] [PASSED] drm_test_drm_connector_dynamic_register_debugfs
[13:46:58] ========= [PASSED] drm_connector_dynamic_register ==========
[13:46:58] = drm_connector_attach_broadcast_rgb_property (2 subtests) =
[13:46:58] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property
[13:46:58] [PASSED] drm_test_drm_connector_attach_broadcast_rgb_property_hdmi_connector
[13:46:58] === [PASSED] drm_connector_attach_broadcast_rgb_property ===
[13:46:58] ========== drm_get_tv_mode_from_name (2 subtests) ==========
[13:46:58] ========== drm_test_get_tv_mode_from_name_valid  ===========
[13:46:58] [PASSED] NTSC
[13:46:58] [PASSED] NTSC-443
[13:46:58] [PASSED] NTSC-J
[13:46:58] [PASSED] PAL
[13:46:58] [PASSED] PAL-M
[13:46:58] [PASSED] PAL-N
[13:46:58] [PASSED] SECAM
[13:46:58] [PASSED] Mono
[13:46:58] ====== [PASSED] drm_test_get_tv_mode_from_name_valid =======
[13:46:58] [PASSED] drm_test_get_tv_mode_from_name_truncated
[13:46:58] ============ [PASSED] drm_get_tv_mode_from_name ============
[13:46:58] = drm_test_connector_hdmi_compute_mode_clock (12 subtests) =
[13:46:58] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb
[13:46:58] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc
[13:46:58] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_10bpc_vic_1
[13:46:58] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc
[13:46:58] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_12bpc_vic_1
[13:46:58] [PASSED] drm_test_drm_hdmi_compute_mode_clock_rgb_double
[13:46:58] = drm_test_connector_hdmi_compute_mode_clock_yuv420_valid  =
[13:46:58] [PASSED] VIC 96
[13:46:58] [PASSED] VIC 97
[13:46:58] [PASSED] VIC 101
[13:46:58] [PASSED] VIC 102
[13:46:58] [PASSED] VIC 106
[13:46:58] [PASSED] VIC 107
[13:46:58] === [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_valid ===
[13:46:58] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_10_bpc
[13:46:58] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv420_12_bpc
[13:46:58] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_8_bpc
[13:46:58] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_10_bpc
[13:46:58] [PASSED] drm_test_connector_hdmi_compute_mode_clock_yuv422_12_bpc
[13:46:58] === [PASSED] drm_test_connector_hdmi_compute_mode_clock ====
[13:46:58] == drm_hdmi_connector_get_broadcast_rgb_name (2 subtests) ==
[13:46:58] === drm_test_drm_hdmi_connector_get_broadcast_rgb_name  ====
[13:46:58] [PASSED] Automatic
[13:46:58] [PASSED] Full
[13:46:58] [PASSED] Limited 16:235
[13:46:58] === [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name ===
[13:46:58] [PASSED] drm_test_drm_hdmi_connector_get_broadcast_rgb_name_invalid
[13:46:58] ==== [PASSED] drm_hdmi_connector_get_broadcast_rgb_name ====
[13:46:58] == drm_hdmi_connector_get_output_format_name (2 subtests) ==
[13:46:58] === drm_test_drm_hdmi_connector_get_output_format_name  ====
[13:46:58] [PASSED] RGB
[13:46:58] [PASSED] YUV 4:2:0
[13:46:58] [PASSED] YUV 4:2:2
[13:46:58] [PASSED] YUV 4:4:4
[13:46:58] === [PASSED] drm_test_drm_hdmi_connector_get_output_format_name ===
[13:46:58] [PASSED] drm_test_drm_hdmi_connector_get_output_format_name_invalid
[13:46:58] ==== [PASSED] drm_hdmi_connector_get_output_format_name ====
[13:46:58] ============= drm_damage_helper (21 subtests) ==============
[13:46:58] [PASSED] drm_test_damage_iter_no_damage
[13:46:58] [PASSED] drm_test_damage_iter_no_damage_fractional_src
[13:46:58] [PASSED] drm_test_damage_iter_no_damage_src_moved
[13:46:58] [PASSED] drm_test_damage_iter_no_damage_fractional_src_moved
[13:46:58] [PASSED] drm_test_damage_iter_no_damage_not_visible
[13:46:58] [PASSED] drm_test_damage_iter_no_damage_no_crtc
[13:46:58] [PASSED] drm_test_damage_iter_no_damage_no_fb
[13:46:58] [PASSED] drm_test_damage_iter_simple_damage
[13:46:58] [PASSED] drm_test_damage_iter_single_damage
[13:46:58] [PASSED] drm_test_damage_iter_single_damage_intersect_src
[13:46:58] [PASSED] drm_test_damage_iter_single_damage_outside_src
[13:46:58] [PASSED] drm_test_damage_iter_single_damage_fractional_src
[13:46:58] [PASSED] drm_test_damage_iter_single_damage_intersect_fractional_src
[13:46:58] [PASSED] drm_test_damage_iter_single_damage_outside_fractional_src
[13:46:58] [PASSED] drm_test_damage_iter_single_damage_src_moved
[13:46:58] [PASSED] drm_test_damage_iter_single_damage_fractional_src_moved
[13:46:58] [PASSED] drm_test_damage_iter_damage
[13:46:58] [PASSED] drm_test_damage_iter_damage_one_intersect
[13:46:58] [PASSED] drm_test_damage_iter_damage_one_outside
[13:46:58] [PASSED] drm_test_damage_iter_damage_src_moved
[13:46:58] [PASSED] drm_test_damage_iter_damage_not_visible
[13:46:58] ================ [PASSED] drm_damage_helper ================
[13:46:58] ============== drm_dp_mst_helper (3 subtests) ==============
[13:46:58] ============== drm_test_dp_mst_calc_pbn_mode  ==============
[13:46:58] [PASSED] Clock 154000 BPP 30 DSC disabled
[13:46:58] [PASSED] Clock 234000 BPP 30 DSC disabled
[13:46:58] [PASSED] Clock 297000 BPP 24 DSC disabled
[13:46:58] [PASSED] Clock 332880 BPP 24 DSC enabled
[13:46:58] [PASSED] Clock 324540 BPP 24 DSC enabled
[13:46:58] ========== [PASSED] drm_test_dp_mst_calc_pbn_mode ==========
[13:46:58] ============== drm_test_dp_mst_calc_pbn_div  ===============
[13:46:58] [PASSED] Link rate 2000000 lane count 4
[13:46:58] [PASSED] Link rate 2000000 lane count 2
[13:46:58] [PASSED] Link rate 2000000 lane count 1
[13:46:58] [PASSED] Link rate 1350000 lane count 4
[13:46:58] [PASSED] Link rate 1350000 lane count 2
[13:46:58] [PASSED] Link rate 1350000 lane count 1
[13:46:58] [PASSED] Link rate 1000000 lane count 4
[13:46:58] [PASSED] Link rate 1000000 lane count 2
[13:46:58] [PASSED] Link rate 1000000 lane count 1
[13:46:58] [PASSED] Link rate 810000 lane count 4
[13:46:58] [PASSED] Link rate 810000 lane count 2
[13:46:58] [PASSED] Link rate 810000 lane count 1
[13:46:58] [PASSED] Link rate 540000 lane count 4
[13:46:58] [PASSED] Link rate 540000 lane count 2
[13:46:58] [PASSED] Link rate 540000 lane count 1
[13:46:58] [PASSED] Link rate 270000 lane count 4
[13:46:58] [PASSED] Link rate 270000 lane count 2
[13:46:58] [PASSED] Link rate 270000 lane count 1
[13:46:58] [PASSED] Link rate 162000 lane count 4
[13:46:58] [PASSED] Link rate 162000 lane count 2
[13:46:58] [PASSED] Link rate 162000 lane count 1
[13:46:58] ========== [PASSED] drm_test_dp_mst_calc_pbn_div ===========
[13:46:58] ========= drm_test_dp_mst_sideband_msg_req_decode  =========
[13:46:58] [PASSED] DP_ENUM_PATH_RESOURCES with port number
[13:46:58] [PASSED] DP_POWER_UP_PHY with port number
[13:46:58] [PASSED] DP_POWER_DOWN_PHY with port number
[13:46:58] [PASSED] DP_ALLOCATE_PAYLOAD with SDP stream sinks
[13:46:58] [PASSED] DP_ALLOCATE_PAYLOAD with port number
[13:46:58] [PASSED] DP_ALLOCATE_PAYLOAD with VCPI
[13:46:58] [PASSED] DP_ALLOCATE_PAYLOAD with PBN
[13:46:58] [PASSED] DP_QUERY_PAYLOAD with port number
[13:46:58] [PASSED] DP_QUERY_PAYLOAD with VCPI
[13:46:58] [PASSED] DP_REMOTE_DPCD_READ with port number
[13:46:58] [PASSED] DP_REMOTE_DPCD_READ with DPCD address
[13:46:58] [PASSED] DP_REMOTE_DPCD_READ with max number of bytes
[13:46:58] [PASSED] DP_REMOTE_DPCD_WRITE with port number
[13:46:58] [PASSED] DP_REMOTE_DPCD_WRITE with DPCD address
[13:46:58] [PASSED] DP_REMOTE_DPCD_WRITE with data array
[13:46:58] [PASSED] DP_REMOTE_I2C_READ with port number
[13:46:58] [PASSED] DP_REMOTE_I2C_READ with I2C device ID
[13:46:58] [PASSED] DP_REMOTE_I2C_READ with transactions array
[13:46:58] [PASSED] DP_REMOTE_I2C_WRITE with port number
[13:46:58] [PASSED] DP_REMOTE_I2C_WRITE with I2C device ID
[13:46:58] [PASSED] DP_REMOTE_I2C_WRITE with data array
[13:46:58] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream ID
[13:46:58] [PASSED] DP_QUERY_STREAM_ENC_STATUS with client ID
[13:46:58] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream event
[13:46:58] [PASSED] DP_QUERY_STREAM_ENC_STATUS with valid stream event
[13:46:58] [PASSED] DP_QUERY_STREAM_ENC_STATUS with stream behavior
[13:46:58] [PASSED] DP_QUERY_STREAM_ENC_STATUS with a valid stream behavior
[13:46:58] ===== [PASSED] drm_test_dp_mst_sideband_msg_req_decode =====
[13:46:58] ================ [PASSED] drm_dp_mst_helper ================
[13:46:58] ================== drm_exec (7 subtests) ===================
[13:46:58] [PASSED] sanitycheck
[13:46:58] [PASSED] test_lock
[13:46:58] [PASSED] test_lock_unlock
[13:46:58] [PASSED] test_duplicates
[13:46:58] [PASSED] test_prepare
[13:46:58] [PASSED] test_prepare_array
[13:46:58] [PASSED] test_multiple_loops
[13:46:58] ==================== [PASSED] drm_exec =====================
[13:46:58] =========== drm_format_helper_test (17 subtests) ===========
[13:46:58] ============== drm_test_fb_xrgb8888_to_gray8  ==============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ========== [PASSED] drm_test_fb_xrgb8888_to_gray8 ==========
[13:46:58] ============= drm_test_fb_xrgb8888_to_rgb332  ==============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb332 ==========
[13:46:58] ============= drm_test_fb_xrgb8888_to_rgb565  ==============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb565 ==========
[13:46:58] ============ drm_test_fb_xrgb8888_to_xrgb1555  =============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ======== [PASSED] drm_test_fb_xrgb8888_to_xrgb1555 =========
[13:46:58] ============ drm_test_fb_xrgb8888_to_argb1555  =============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ======== [PASSED] drm_test_fb_xrgb8888_to_argb1555 =========
[13:46:58] ============ drm_test_fb_xrgb8888_to_rgba5551  =============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ======== [PASSED] drm_test_fb_xrgb8888_to_rgba5551 =========
[13:46:58] ============= drm_test_fb_xrgb8888_to_rgb888  ==============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ========= [PASSED] drm_test_fb_xrgb8888_to_rgb888 ==========
[13:46:58] ============= drm_test_fb_xrgb8888_to_bgr888  ==============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ========= [PASSED] drm_test_fb_xrgb8888_to_bgr888 ==========
[13:46:58] ============ drm_test_fb_xrgb8888_to_argb8888  =============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ======== [PASSED] drm_test_fb_xrgb8888_to_argb8888 =========
[13:46:58] =========== drm_test_fb_xrgb8888_to_xrgb2101010  ===========
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ======= [PASSED] drm_test_fb_xrgb8888_to_xrgb2101010 =======
[13:46:58] =========== drm_test_fb_xrgb8888_to_argb2101010  ===========
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ======= [PASSED] drm_test_fb_xrgb8888_to_argb2101010 =======
[13:46:58] ============== drm_test_fb_xrgb8888_to_mono  ===============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ========== [PASSED] drm_test_fb_xrgb8888_to_mono ===========
[13:46:58] ==================== drm_test_fb_swab  =====================
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ================ [PASSED] drm_test_fb_swab =================
[13:46:58] ============ drm_test_fb_xrgb8888_to_xbgr8888  =============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ======== [PASSED] drm_test_fb_xrgb8888_to_xbgr8888 =========
[13:46:58] ============ drm_test_fb_xrgb8888_to_abgr8888  =============
[13:46:58] [PASSED] single_pixel_source_buffer
[13:46:58] [PASSED] single_pixel_clip_rectangle
[13:46:58] [PASSED] well_known_colors
[13:46:58] [PASSED] destination_pitch
[13:46:58] ======== [PASSED] drm_test_fb_xrgb8888_to_abgr8888 =========
[13:46:58] ================= drm_test_fb_clip_offset  =================
[13:46:58] [PASSED] pass through
[13:46:58] [PASSED] horizontal offset
[13:46:58] [PASSED] vertical offset
[13:46:58] [PASSED] horizontal and vertical offset
[13:46:58] [PASSED] horizontal offset (custom pitch)
[13:46:58] [PASSED] vertical offset (custom pitch)
[13:46:58] [PASSED] horizontal and vertical offset (custom pitch)
[13:46:58] ============= [PASSED] drm_test_fb_clip_offset =============
[13:46:58] =================== drm_test_fb_memcpy  ====================
[13:46:58] [PASSED] single_pixel_source_buffer: XR24 little-endian (0x34325258)
[13:46:58] [PASSED] single_pixel_source_buffer: XRA8 little-endian (0x38415258)
[13:46:58] [PASSED] single_pixel_source_buffer: YU24 little-endian (0x34325559)
[13:46:58] [PASSED] single_pixel_clip_rectangle: XB24 little-endian (0x34324258)
[13:46:58] [PASSED] single_pixel_clip_rectangle: XRA8 little-endian (0x38415258)
[13:46:58] [PASSED] single_pixel_clip_rectangle: YU24 little-endian (0x34325559)
[13:46:58] [PASSED] well_known_colors: XB24 little-endian (0x34324258)
[13:46:58] [PASSED] well_known_colors: XRA8 little-endian (0x38415258)
[13:46:58] [PASSED] well_known_colors: YU24 little-endian (0x34325559)
[13:46:58] [PASSED] destination_pitch: XB24 little-endian (0x34324258)
[13:46:58] [PASSED] destination_pitch: XRA8 little-endian (0x38415258)
[13:46:58] [PASSED] destination_pitch: YU24 little-endian (0x34325559)
[13:46:58] =============== [PASSED] drm_test_fb_memcpy ================
[13:46:58] ============= [PASSED] drm_format_helper_test ==============
[13:46:58] ================= drm_format (18 subtests) =================
[13:46:58] [PASSED] drm_test_format_block_width_invalid
[13:46:58] [PASSED] drm_test_format_block_width_one_plane
[13:46:58] [PASSED] drm_test_format_block_width_two_plane
[13:46:58] [PASSED] drm_test_format_block_width_three_plane
[13:46:58] [PASSED] drm_test_format_block_width_tiled
[13:46:58] [PASSED] drm_test_format_block_height_invalid
[13:46:58] [PASSED] drm_test_format_block_height_one_plane
[13:46:58] [PASSED] drm_test_format_block_height_two_plane
[13:46:58] [PASSED] drm_test_format_block_height_three_plane
[13:46:58] [PASSED] drm_test_format_block_height_tiled
[13:46:58] [PASSED] drm_test_format_min_pitch_invalid
[13:46:58] [PASSED] drm_test_format_min_pitch_one_plane_8bpp
[13:46:58] [PASSED] drm_test_format_min_pitch_one_plane_16bpp
[13:46:58] [PASSED] drm_test_format_min_pitch_one_plane_24bpp
[13:46:58] [PASSED] drm_test_format_min_pitch_one_plane_32bpp
[13:46:58] [PASSED] drm_test_format_min_pitch_two_plane
[13:46:58] [PASSED] drm_test_format_min_pitch_three_plane_8bpp
[13:46:58] [PASSED] drm_test_format_min_pitch_tiled
[13:46:58] =================== [PASSED] drm_format ====================
[13:46:58] ============== drm_framebuffer (10 subtests) ===============
[13:46:58] ========== drm_test_framebuffer_check_src_coords  ==========
[13:46:58] [PASSED] Success: source fits into fb
[13:46:58] [PASSED] Fail: overflowing fb with x-axis coordinate
[13:46:58] [PASSED] Fail: overflowing fb with y-axis coordinate
[13:46:58] [PASSED] Fail: overflowing fb with source width
[13:46:58] [PASSED] Fail: overflowing fb with source height
[13:46:58] ====== [PASSED] drm_test_framebuffer_check_src_coords ======
[13:46:58] [PASSED] drm_test_framebuffer_cleanup
[13:46:58] =============== drm_test_framebuffer_create  ===============
[13:46:58] [PASSED] ABGR8888 normal sizes
[13:46:58] [PASSED] ABGR8888 max sizes
[13:46:58] [PASSED] ABGR8888 pitch greater than min required
[13:46:58] [PASSED] ABGR8888 pitch less than min required
[13:46:58] [PASSED] ABGR8888 Invalid width
[13:46:58] [PASSED] ABGR8888 Invalid buffer handle
[13:46:58] [PASSED] No pixel format
[13:46:58] [PASSED] ABGR8888 Width 0
[13:46:58] [PASSED] ABGR8888 Height 0
[13:46:58] [PASSED] ABGR8888 Out of bound height * pitch combination
[13:46:58] [PASSED] ABGR8888 Large buffer offset
[13:46:58] [PASSED] ABGR8888 Buffer offset for inexistent plane
[13:46:58] [PASSED] ABGR8888 Invalid flag
[13:46:58] [PASSED] ABGR8888 Set DRM_MODE_FB_MODIFIERS without modifiers
[13:46:58] [PASSED] ABGR8888 Valid buffer modifier
[13:46:58] [PASSED] ABGR8888 Invalid buffer modifier(DRM_FORMAT_MOD_SAMSUNG_64_32_TILE)
[13:46:58] [PASSED] ABGR8888 Extra pitches without DRM_MODE_FB_MODIFIERS
[13:46:58] [PASSED] ABGR8888 Extra pitches with DRM_MODE_FB_MODIFIERS
[13:46:58] [PASSED] NV12 Normal sizes
[13:46:58] [PASSED] NV12 Max sizes
[13:46:58] [PASSED] NV12 Invalid pitch
[13:46:58] [PASSED] NV12 Invalid modifier/missing DRM_MODE_FB_MODIFIERS flag
[13:46:58] [PASSED] NV12 different  modifier per-plane
[13:46:58] [PASSED] NV12 with DRM_FORMAT_MOD_SAMSUNG_64_32_TILE
[13:46:58] [PASSED] NV12 Valid modifiers without DRM_MODE_FB_MODIFIERS
[13:46:58] [PASSED] NV12 Modifier for inexistent plane
[13:46:58] [PASSED] NV12 Handle for inexistent plane
[13:46:58] [PASSED] NV12 Handle for inexistent plane without DRM_MODE_FB_MODIFIERS
[13:46:58] [PASSED] YVU420 DRM_MODE_FB_MODIFIERS set without modifier
[13:46:58] [PASSED] YVU420 Normal sizes
[13:46:58] [PASSED] YVU420 Max sizes
[13:46:58] [PASSED] YVU420 Invalid pitch
[13:46:58] [PASSED] YVU420 Different pitches
[13:46:58] [PASSED] YVU420 Different buffer offsets/pitches
[13:46:58] [PASSED] YVU420 Modifier set just for plane 0, without DRM_MODE_FB_MODIFIERS
[13:46:58] [PASSED] YVU420 Modifier set just for planes 0, 1, without DRM_MODE_FB_MODIFIERS
[13:46:58] [PASSED] YVU420 Modifier set just for plane 0, 1, with DRM_MODE_FB_MODIFIERS
[13:46:58] [PASSED] YVU420 Valid modifier
[13:46:58] [PASSED] YVU420 Different modifiers per plane
[13:46:58] [PASSED] YVU420 Modifier for inexistent plane
[13:46:58] [PASSED] YUV420_10BIT Invalid modifier(DRM_FORMAT_MOD_LINEAR)
[13:46:58] [PASSED] X0L2 Normal sizes
[13:46:58] [PASSED] X0L2 Max sizes
[13:46:58] [PASSED] X0L2 Invalid pitch
[13:46:58] [PASSED] X0L2 Pitch greater than minimum required
[13:46:58] [PASSED] X0L2 Handle for inexistent plane
[13:46:58] [PASSED] X0L2 Offset for inexistent plane, without DRM_MODE_FB_MODIFIERS set
[13:46:58] [PASSED] X0L2 Modifier without DRM_MODE_FB_MODIFIERS set
[13:46:58] [PASSED] X0L2 Valid modifier
[13:46:58] [PASSED] X0L2 Modifier for inexistent plane
[13:46:58] =========== [PASSED] drm_test_framebuffer_create ===========
[13:46:58] [PASSED] drm_test_framebuffer_free
[13:46:58] [PASSED] drm_test_framebuffer_init
[13:46:58] [PASSED] drm_test_framebuffer_init_bad_format
[13:46:58] [PASSED] drm_test_framebuffer_init_dev_mismatch
[13:46:58] [PASSED] drm_test_framebuffer_lookup
[13:46:58] [PASSED] drm_test_framebuffer_lookup_inexistent
[13:46:58] [PASSED] drm_test_framebuffer_modifiers_not_supported
[13:46:58] ================= [PASSED] drm_framebuffer =================
[13:46:58] ================ drm_gem_shmem (8 subtests) ================
[13:46:58] [PASSED] drm_gem_shmem_test_obj_create
[13:46:58] [PASSED] drm_gem_shmem_test_obj_create_private
[13:46:58] [PASSED] drm_gem_shmem_test_pin_pages
[13:46:58] [PASSED] drm_gem_shmem_test_vmap
[13:46:58] [PASSED] drm_gem_shmem_test_get_sg_table
[13:46:58] [PASSED] drm_gem_shmem_test_get_pages_sgt
[13:46:58] [PASSED] drm_gem_shmem_test_madvise
[13:46:58] [PASSED] drm_gem_shmem_test_purge
[13:46:58] ================== [PASSED] drm_gem_shmem ==================
[13:46:58] === drm_atomic_helper_connector_hdmi_check (27 subtests) ===
[13:46:58] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode
[13:46:58] [PASSED] drm_test_check_broadcast_rgb_auto_cea_mode_vic_1
[13:46:58] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode
[13:46:58] [PASSED] drm_test_check_broadcast_rgb_full_cea_mode_vic_1
[13:46:58] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode
[13:46:58] [PASSED] drm_test_check_broadcast_rgb_limited_cea_mode_vic_1
[13:46:58] ====== drm_test_check_broadcast_rgb_cea_mode_yuv420  =======
[13:46:58] [PASSED] Automatic
[13:46:58] [PASSED] Full
[13:46:58] [PASSED] Limited 16:235
[13:46:58] == [PASSED] drm_test_check_broadcast_rgb_cea_mode_yuv420 ===
[13:46:58] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_changed
[13:46:58] [PASSED] drm_test_check_broadcast_rgb_crtc_mode_not_changed
[13:46:58] [PASSED] drm_test_check_disable_connector
[13:46:58] [PASSED] drm_test_check_hdmi_funcs_reject_rate
[13:46:58] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_rgb
[13:46:58] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_yuv420
[13:46:58] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv422
[13:46:58] [PASSED] drm_test_check_max_tmds_rate_bpc_fallback_ignore_yuv420
[13:46:58] [PASSED] drm_test_check_driver_unsupported_fallback_yuv420
[13:46:58] [PASSED] drm_test_check_output_bpc_crtc_mode_changed
[13:46:58] [PASSED] drm_test_check_output_bpc_crtc_mode_not_changed
[13:46:58] [PASSED] drm_test_check_output_bpc_dvi
[13:46:58] [PASSED] drm_test_check_output_bpc_format_vic_1
[13:46:58] [PASSED] drm_test_check_output_bpc_format_display_8bpc_only
[13:46:58] [PASSED] drm_test_check_output_bpc_format_display_rgb_only
[13:46:58] [PASSED] drm_test_check_output_bpc_format_driver_8bpc_only
[13:46:58] [PASSED] drm_test_check_output_bpc_format_driver_rgb_only
[13:46:58] [PASSED] drm_test_check_tmds_char_rate_rgb_8bpc
[13:46:58] [PASSED] drm_test_check_tmds_char_rate_rgb_10bpc
[13:46:58] [PASSED] drm_test_check_tmds_char_rate_rgb_12bpc
[13:46:58] ===== [PASSED] drm_atomic_helper_connector_hdmi_check ======
[13:46:58] === drm_atomic_helper_connector_hdmi_reset (6 subtests) ====
[13:46:58] [PASSED] drm_test_check_broadcast_rgb_value
[13:46:58] [PASSED] drm_test_check_bpc_8_value
[13:46:58] [PASSED] drm_test_check_bpc_10_value
[13:46:58] [PASSED] drm_test_check_bpc_12_value
[13:46:58] [PASSED] drm_test_check_format_value
[13:46:58] [PASSED] drm_test_check_tmds_char_value
[13:46:58] ===== [PASSED] drm_atomic_helper_connector_hdmi_reset ======
[13:46:58] = drm_atomic_helper_connector_hdmi_mode_valid (4 subtests) =
[13:46:58] [PASSED] drm_test_check_mode_valid
[13:46:58] [PASSED] drm_test_check_mode_valid_reject
[13:46:58] [PASSED] drm_test_check_mode_valid_reject_rate
[13:46:58] [PASSED] drm_test_check_mode_valid_reject_max_clock
[13:46:58] === [PASSED] drm_atomic_helper_connector_hdmi_mode_valid ===
[13:46:58] = drm_atomic_helper_connector_hdmi_infoframes (5 subtests) =
[13:46:58] [PASSED] drm_test_check_infoframes
[13:46:58] [PASSED] drm_test_check_reject_avi_infoframe
[13:46:58] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_8
[13:46:58] [PASSED] drm_test_check_reject_hdr_infoframe_bpc_10
[13:46:58] [PASSED] drm_test_check_reject_audio_infoframe
[13:46:58] === [PASSED] drm_atomic_helper_connector_hdmi_infoframes ===
[13:46:58] ================= drm_managed (2 subtests) =================
[13:46:58] [PASSED] drm_test_managed_release_action
[13:46:58] [PASSED] drm_test_managed_run_action
[13:46:58] =================== [PASSED] drm_managed ===================
[13:46:58] =================== drm_mm (6 subtests) ====================
[13:46:58] [PASSED] drm_test_mm_init
[13:46:58] [PASSED] drm_test_mm_debug
[13:46:58] [PASSED] drm_test_mm_align32
[13:46:58] [PASSED] drm_test_mm_align64
[13:46:58] [PASSED] drm_test_mm_lowest
[13:46:58] [PASSED] drm_test_mm_highest
[13:46:58] ===================== [PASSED] drm_mm ======================
[13:46:58] ============= drm_modes_analog_tv (5 subtests) =============
[13:46:58] [PASSED] drm_test_modes_analog_tv_mono_576i
[13:46:58] [PASSED] drm_test_modes_analog_tv_ntsc_480i
[13:46:58] [PASSED] drm_test_modes_analog_tv_ntsc_480i_inlined
[13:46:58] [PASSED] drm_test_modes_analog_tv_pal_576i
[13:46:58] [PASSED] drm_test_modes_analog_tv_pal_576i_inlined
[13:46:58] =============== [PASSED] drm_modes_analog_tv ===============
[13:46:58] ============== drm_plane_helper (2 subtests) ===============
[13:46:58] =============== drm_test_check_plane_state  ================
[13:46:58] [PASSED] clipping_simple
[13:46:58] [PASSED] clipping_rotate_reflect
[13:46:58] [PASSED] positioning_simple
[13:46:58] [PASSED] upscaling
[13:46:58] [PASSED] downscaling
[13:46:58] [PASSED] rounding1
[13:46:58] [PASSED] rounding2
[13:46:58] [PASSED] rounding3
[13:46:58] [PASSED] rounding4
[13:46:58] =========== [PASSED] drm_test_check_plane_state ============
[13:46:58] =========== drm_test_check_invalid_plane_state  ============
[13:46:58] [PASSED] positioning_invalid
[13:46:58] [PASSED] upscaling_invalid
[13:46:58] [PASSED] downscaling_invalid
[13:46:58] ======= [PASSED] drm_test_check_invalid_plane_state ========
[13:46:58] ================ [PASSED] drm_plane_helper =================
[13:46:58] ====== drm_connector_helper_tv_get_modes (1 subtest) =======
[13:46:58] ====== drm_test_connector_helper_tv_get_modes_check  =======
[13:46:58] [PASSED] None
[13:46:58] [PASSED] PAL
[13:46:58] [PASSED] NTSC
[13:46:58] [PASSED] Both, NTSC Default
[13:46:58] [PASSED] Both, PAL Default
[13:46:58] [PASSED] Both, NTSC Default, with PAL on command-line
[13:46:58] [PASSED] Both, PAL Default, with NTSC on command-line
[13:46:58] == [PASSED] drm_test_connector_helper_tv_get_modes_check ===
[13:46:58] ======== [PASSED] drm_connector_helper_tv_get_modes ========
[13:46:58] ================== drm_rect (9 subtests) ===================
[13:46:58] [PASSED] drm_test_rect_clip_scaled_div_by_zero
[13:46:58] [PASSED] drm_test_rect_clip_scaled_not_clipped
[13:46:58] [PASSED] drm_test_rect_clip_scaled_clipped
[13:46:58] [PASSED] drm_test_rect_clip_scaled_signed_vs_unsigned
[13:46:58] ================= drm_test_rect_intersect  =================
[13:46:58] [PASSED] top-left x bottom-right: 2x2+1+1 x 2x2+0+0
[13:46:58] [PASSED] top-right x bottom-left: 2x2+0+0 x 2x2+1-1
[13:46:58] [PASSED] bottom-left x top-right: 2x2+1-1 x 2x2+0+0
[13:46:58] [PASSED] bottom-right x top-left: 2x2+0+0 x 2x2+1+1
[13:46:58] [PASSED] right x left: 2x1+0+0 x 3x1+1+0
[13:46:58] [PASSED] left x right: 3x1+1+0 x 2x1+0+0
[13:46:58] [PASSED] up x bottom: 1x2+0+0 x 1x3+0-1
[13:46:58] [PASSED] bottom x up: 1x3+0-1 x 1x2+0+0
[13:46:58] [PASSED] touching corner: 1x1+0+0 x 2x2+1+1
[13:46:58] [PASSED] touching side: 1x1+0+0 x 1x1+1+0
[13:46:58] [PASSED] equal rects: 2x2+0+0 x 2x2+0+0
[13:46:58] [PASSED] inside another: 2x2+0+0 x 1x1+1+1
[13:46:58] [PASSED] far away: 1x1+0+0 x 1x1+3+6
[13:46:58] [PASSED] points intersecting: 0x0+5+10 x 0x0+5+10
[13:46:58] [PASSED] points not intersecting: 0x0+0+0 x 0x0+5+10
[13:46:58] ============= [PASSED] drm_test_rect_intersect =============
[13:46:58] ================ drm_test_rect_calc_hscale  ================
[13:46:58] [PASSED] normal use
[13:46:58] [PASSED] out of max range
[13:46:58] [PASSED] out of min range
[13:46:58] [PASSED] zero dst
[13:46:58] [PASSED] negative src
[13:46:58] [PASSED] negative dst
[13:46:58] ============ [PASSED] drm_test_rect_calc_hscale ============
[13:46:58] ================ drm_test_rect_calc_vscale  ================
[13:46:58] [PASSED] normal use
[13:46:58] [PASSED] out of max range
[13:46:58] [PASSED] out of min range
[13:46:58] [PASSED] zero dst
[13:46:58] [PASSED] negative src
[13:46:58] [PASSED] negative dst
stty: 'standard input': Inappropriate ioctl for device
[13:46:58] ============ [PASSED] drm_test_rect_calc_vscale ============
[13:46:58] ================== drm_test_rect_rotate  ===================
[13:46:58] [PASSED] reflect-x
[13:46:58] [PASSED] reflect-y
[13:46:58] [PASSED] rotate-0
[13:46:58] [PASSED] rotate-90
[13:46:58] [PASSED] rotate-180
[13:46:58] [PASSED] rotate-270
[13:46:58] ============== [PASSED] drm_test_rect_rotate ===============
[13:46:58] ================ drm_test_rect_rotate_inv  =================
[13:46:58] [PASSED] reflect-x
[13:46:58] [PASSED] reflect-y
[13:46:58] [PASSED] rotate-0
[13:46:58] [PASSED] rotate-90
[13:46:58] [PASSED] rotate-180
[13:46:58] [PASSED] rotate-270
[13:46:58] ============ [PASSED] drm_test_rect_rotate_inv =============
[13:46:58] ==================== [PASSED] drm_rect =====================
[13:46:58] ============ drm_sysfb_modeset_test (1 subtest) ============
[13:46:58] ============ drm_test_sysfb_build_fourcc_list  =============
[13:46:58] [PASSED] no native formats
[13:46:58] [PASSED] XRGB8888 as native format
[13:46:58] [PASSED] remove duplicates
[13:46:58] [PASSED] convert alpha formats
[13:46:58] [PASSED] random formats
[13:46:58] ======== [PASSED] drm_test_sysfb_build_fourcc_list =========
[13:46:58] ============= [PASSED] drm_sysfb_modeset_test ==============
[13:46:58] ================== drm_fixp (2 subtests) ===================
[13:46:58] [PASSED] drm_test_int2fixp
[13:46:58] [PASSED] drm_test_sm2fixp
[13:46:58] ==================== [PASSED] drm_fixp =====================
[13:46:58] ============================================================
[13:46:58] Testing complete. Ran 621 tests: passed: 621
[13:46:58] Elapsed time: 27.182s total, 1.682s configuring, 25.368s building, 0.130s running

+ /kernel/tools/testing/kunit/kunit.py run --kunitconfig /kernel/drivers/gpu/drm/ttm/tests/.kunitconfig
[13:46:58] Configuring KUnit Kernel ...
Regenerating .config ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
[13:47:00] Building KUnit Kernel ...
Populating config with:
$ make ARCH=um O=.kunit olddefconfig
Building with:
$ make all compile_commands.json scripts_gdb ARCH=um O=.kunit --jobs=48
[13:47:09] Starting KUnit Kernel (1/1)...
[13:47:09] ============================================================
Running tests with:
$ .kunit/linux kunit.enable=1 mem=1G console=tty kunit_shutdown=halt
[13:47:09] ================= ttm_device (5 subtests) ==================
[13:47:09] [PASSED] ttm_device_init_basic
[13:47:09] [PASSED] ttm_device_init_multiple
[13:47:09] [PASSED] ttm_device_fini_basic
[13:47:09] [PASSED] ttm_device_init_no_vma_man
[13:47:09] ================== ttm_device_init_pools  ==================
[13:47:09] [PASSED] No DMA allocations, no DMA32 required
[13:47:09] [PASSED] DMA allocations, DMA32 required
[13:47:09] [PASSED] No DMA allocations, DMA32 required
[13:47:09] [PASSED] DMA allocations, no DMA32 required
[13:47:09] ============== [PASSED] ttm_device_init_pools ==============
[13:47:09] =================== [PASSED] ttm_device ====================
[13:47:09] ================== ttm_pool (8 subtests) ===================
[13:47:09] ================== ttm_pool_alloc_basic  ===================
[13:47:09] [PASSED] One page
[13:47:09] [PASSED] More than one page
[13:47:09] [PASSED] Above the allocation limit
[13:47:09] [PASSED] One page, with coherent DMA mappings enabled
[13:47:09] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[13:47:09] ============== [PASSED] ttm_pool_alloc_basic ===============
[13:47:09] ============== ttm_pool_alloc_basic_dma_addr  ==============
[13:47:09] [PASSED] One page
[13:47:09] [PASSED] More than one page
[13:47:09] [PASSED] Above the allocation limit
[13:47:09] [PASSED] One page, with coherent DMA mappings enabled
[13:47:09] [PASSED] Above the allocation limit, with coherent DMA mappings enabled
[13:47:09] ========== [PASSED] ttm_pool_alloc_basic_dma_addr ==========
[13:47:09] [PASSED] ttm_pool_alloc_order_caching_match
[13:47:09] [PASSED] ttm_pool_alloc_caching_mismatch
[13:47:09] [PASSED] ttm_pool_alloc_order_mismatch
[13:47:09] [PASSED] ttm_pool_free_dma_alloc
[13:47:09] [PASSED] ttm_pool_free_no_dma_alloc
[13:47:09] [PASSED] ttm_pool_fini_basic
[13:47:09] ==================== [PASSED] ttm_pool =====================
[13:47:09] ================ ttm_resource (8 subtests) =================
[13:47:09] ================= ttm_resource_init_basic  =================
[13:47:09] [PASSED] Init resource in TTM_PL_SYSTEM
[13:47:09] [PASSED] Init resource in TTM_PL_VRAM
[13:47:09] [PASSED] Init resource in a private placement
[13:47:09] [PASSED] Init resource in TTM_PL_SYSTEM, set placement flags
[13:47:09] ============= [PASSED] ttm_resource_init_basic =============
[13:47:09] [PASSED] ttm_resource_init_pinned
[13:47:09] [PASSED] ttm_resource_fini_basic
[13:47:09] [PASSED] ttm_resource_manager_init_basic
[13:47:09] [PASSED] ttm_resource_manager_usage_basic
[13:47:09] [PASSED] ttm_resource_manager_set_used_basic
[13:47:09] [PASSED] ttm_sys_man_alloc_basic
[13:47:09] [PASSED] ttm_sys_man_free_basic
[13:47:09] ================== [PASSED] ttm_resource ===================
[13:47:09] =================== ttm_tt (15 subtests) ===================
[13:47:09] ==================== ttm_tt_init_basic  ====================
[13:47:09] [PASSED] Page-aligned size
[13:47:09] [PASSED] Extra pages requested
[13:47:09] ================ [PASSED] ttm_tt_init_basic ================
[13:47:09] [PASSED] ttm_tt_init_misaligned
[13:47:09] [PASSED] ttm_tt_fini_basic
[13:47:09] [PASSED] ttm_tt_fini_sg
[13:47:09] [PASSED] ttm_tt_fini_shmem
[13:47:09] [PASSED] ttm_tt_create_basic
[13:47:09] [PASSED] ttm_tt_create_invalid_bo_type
[13:47:09] [PASSED] ttm_tt_create_ttm_exists
[13:47:09] [PASSED] ttm_tt_create_failed
[13:47:09] [PASSED] ttm_tt_destroy_basic
[13:47:09] [PASSED] ttm_tt_populate_null_ttm
[13:47:09] [PASSED] ttm_tt_populate_populated_ttm
[13:47:09] [PASSED] ttm_tt_unpopulate_basic
[13:47:09] [PASSED] ttm_tt_unpopulate_empty_ttm
[13:47:09] [PASSED] ttm_tt_swapin_basic
[13:47:09] ===================== [PASSED] ttm_tt ======================
[13:47:09] =================== ttm_bo (14 subtests) ===================
[13:47:09] =========== ttm_bo_reserve_optimistic_no_ticket  ===========
[13:47:09] [PASSED] Cannot be interrupted and sleeps
[13:47:09] [PASSED] Cannot be interrupted, locks straight away
[13:47:09] [PASSED] Can be interrupted, sleeps
[13:47:09] ======= [PASSED] ttm_bo_reserve_optimistic_no_ticket =======
[13:47:09] [PASSED] ttm_bo_reserve_locked_no_sleep
[13:47:09] [PASSED] ttm_bo_reserve_no_wait_ticket
[13:47:09] [PASSED] ttm_bo_reserve_double_resv
[13:47:09] [PASSED] ttm_bo_reserve_interrupted
[13:47:09] [PASSED] ttm_bo_reserve_deadlock
[13:47:09] [PASSED] ttm_bo_unreserve_basic
[13:47:09] [PASSED] ttm_bo_unreserve_pinned
[13:47:09] [PASSED] ttm_bo_unreserve_bulk
[13:47:09] [PASSED] ttm_bo_fini_basic
[13:47:09] [PASSED] ttm_bo_fini_shared_resv
[13:47:09] [PASSED] ttm_bo_pin_basic
[13:47:09] [PASSED] ttm_bo_pin_unpin_resource
[13:47:09] [PASSED] ttm_bo_multiple_pin_one_unpin
[13:47:09] ===================== [PASSED] ttm_bo ======================
[13:47:09] ============== ttm_bo_validate (21 subtests) ===============
[13:47:09] ============== ttm_bo_init_reserved_sys_man  ===============
[13:47:09] [PASSED] Buffer object for userspace
[13:47:09] [PASSED] Kernel buffer object
[13:47:09] [PASSED] Shared buffer object
[13:47:09] ========== [PASSED] ttm_bo_init_reserved_sys_man ===========
[13:47:09] ============== ttm_bo_init_reserved_mock_man  ==============
[13:47:09] [PASSED] Buffer object for userspace
[13:47:09] [PASSED] Kernel buffer object
[13:47:09] [PASSED] Shared buffer object
[13:47:09] ========== [PASSED] ttm_bo_init_reserved_mock_man ==========
[13:47:09] [PASSED] ttm_bo_init_reserved_resv
[13:47:09] ================== ttm_bo_validate_basic  ==================
[13:47:09] [PASSED] Buffer object for userspace
[13:47:09] [PASSED] Kernel buffer object
[13:47:09] [PASSED] Shared buffer object
[13:47:09] ============== [PASSED] ttm_bo_validate_basic ==============
[13:47:09] [PASSED] ttm_bo_validate_invalid_placement
[13:47:09] ============= ttm_bo_validate_same_placement  ==============
[13:47:09] [PASSED] System manager
[13:47:09] [PASSED] VRAM manager
[13:47:09] ========= [PASSED] ttm_bo_validate_same_placement ==========
[13:47:09] [PASSED] ttm_bo_validate_failed_alloc
[13:47:09] [PASSED] ttm_bo_validate_pinned
[13:47:09] [PASSED] ttm_bo_validate_busy_placement
[13:47:09] ================ ttm_bo_validate_multihop  =================
[13:47:09] [PASSED] Buffer object for userspace
[13:47:09] [PASSED] Kernel buffer object
[13:47:09] [PASSED] Shared buffer object
[13:47:09] ============ [PASSED] ttm_bo_validate_multihop =============
[13:47:09] ========== ttm_bo_validate_no_placement_signaled  ==========
[13:47:09] [PASSED] Buffer object in system domain, no page vector
[13:47:09] [PASSED] Buffer object in system domain with an existing page vector
[13:47:09] ====== [PASSED] ttm_bo_validate_no_placement_signaled ======
[13:47:09] ======== ttm_bo_validate_no_placement_not_signaled  ========
[13:47:09] [PASSED] Buffer object for userspace
[13:47:09] [PASSED] Kernel buffer object
[13:47:09] [PASSED] Shared buffer object
[13:47:09] ==== [PASSED] ttm_bo_validate_no_placement_not_signaled ====
[13:47:09] [PASSED] ttm_bo_validate_move_fence_signaled
[13:47:09] ========= ttm_bo_validate_move_fence_not_signaled  =========
[13:47:09] [PASSED] Waits for GPU
[13:47:09] [PASSED] Tries to lock straight away
[13:47:09] ===== [PASSED] ttm_bo_validate_move_fence_not_signaled =====
[13:47:09] [PASSED] ttm_bo_validate_happy_evict
[13:47:09] [PASSED] ttm_bo_validate_all_pinned_evict
[13:47:09] [PASSED] ttm_bo_validate_allowed_only_evict
[13:47:09] [PASSED] ttm_bo_validate_deleted_evict
[13:47:09] [PASSED] ttm_bo_validate_busy_domain_evict
[13:47:09] [PASSED] ttm_bo_validate_evict_gutting
[13:47:09] [PASSED] ttm_bo_validate_recrusive_evict
stty: 'standard input': Inappropriate ioctl for device
[13:47:09] ================= [PASSED] ttm_bo_validate =================
[13:47:09] ============================================================
[13:47:09] Testing complete. Ran 101 tests: passed: 101
[13:47:09] Elapsed time: 11.550s total, 1.682s configuring, 9.602s building, 0.227s running

+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel

✗ CI.checksparse: warning for PSR/PR Selective Fetch Early Transport fixes

[Patchwork]

== Series Details ==

Series: PSR/PR Selective Fetch Early Transport fixes
URL   : https://patchwork.freedesktop.org/series/161835/
State : warning

== Summary ==

+ trap cleanup EXIT
+ KERNEL=/kernel
+ MT=/root/linux/maintainer-tools
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools /root/linux/maintainer-tools
Cloning into '/root/linux/maintainer-tools'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ make -C /root/linux/maintainer-tools
make: Entering directory '/root/linux/maintainer-tools'
cc -O2 -g -Wextra -o remap-log remap-log.c
make: Leaving directory '/root/linux/maintainer-tools'
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ /root/linux/maintainer-tools/dim sparse --fast c81e41f7aca96f583296a2a875f0179484b7a81f
Sparse version: 0.6.4 (Ubuntu: 0.6.4-4ubuntu3)
Fast mode used, each commit won't be checked separately.
+drivers/gpu/drm/i915/display/dvo_ch7017.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/dvo_ch7xxx.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/dvo_ivch.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/dvo_ns2501.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/dvo_sil164.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/dvo_tfp410.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/g4x_dp.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/g4x_hdmi.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/hsw_ips.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/i9xx_plane.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/i9xx_wm.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_display_trace.h):
+drivers/gpu/drm/i915/display/icl_dsi.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_dsi.h):
+drivers/gpu/drm/i915/display/intel_acpi.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_alpm.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_atomic.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_audio.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_backlight.c: note: in included file:
+drivers/gpu/drm/i915/display/intel_bios.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_bw.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_casf.c:152:21: error: too long token expansion
+drivers/gpu/drm/i915/display/intel_casf.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_cdclk.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_color.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_colorop.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_color_pipeline.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_combo_phy.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_connector.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_crtc.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_display_trace.h):
+drivers/gpu/drm/i915/display/intel_crt.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_crtc_state_dump.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_cursor.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_cx0_phy.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dbuf_bw.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_ddi_buf_trans.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_ddi.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_display.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_display_debugfs.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_display_device.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_display_driver.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_display_irq.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_display_trace.h):
+drivers/gpu/drm/i915/display/intel_display_power.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_display_power_map.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_display_power_well.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_display_reset.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_display_rps.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dmc.c:130:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:133:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:136:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:139:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:142:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:145:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:148:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:152:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:153:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:156:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:159:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:162:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:165:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:169:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:173:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:177:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:181:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c:185:1: error: bad constant expression
+drivers/gpu/drm/i915/display/intel_dmc.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dp_aux_backlight.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dp_aux.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dp.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dp_hdcp.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dpio_phy.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dp_link_training.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dpll.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dpll_mgr.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dp_mst.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dpt.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dpt_common.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dp_test.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_drrs.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dsb.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dsi.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_dsi.h):
+drivers/gpu/drm/i915/display/intel_dsi_dcs_backlight.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dsi_vbt.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_dvo.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_encoder.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_fb_bo.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_fbc.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_display_trace.h):
+drivers/gpu/drm/i915/display/intel_fb.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_fb_pin.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_fdi.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_fifo_underrun.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_display_trace.h):
+drivers/gpu/drm/i915/display/intel_flipq.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_frontbuffer.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_display_trace.h):
+drivers/gpu/drm/i915/display/intel_global_state.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_gmbus.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_hdcp.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_hdcp_gsc_message.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_hdmi.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_hotplug.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_hotplug_irq.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_initial_plane.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_link_bw.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_load_detect.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_lspcon.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_lt_phy.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_lvds.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_modeset_lock.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_modeset_setup.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_modeset_verify.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_opregion.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_overlay.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_panel.c: note: in included file:
+drivers/gpu/drm/i915/display/intel_pch_display.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_pch_refclk.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_pfit.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_pipe_crc.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_plane.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_display_trace.h):
+drivers/gpu/drm/i915/display/intel_pmdemand.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_display_trace.h):
+drivers/gpu/drm/i915/display/intel_pps.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_quirks.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_sdvo.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_snps_hdmi_pll.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_snps_phy.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_sprite.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_sprite_uapi.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_tc.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_tv.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_vblank.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_vdsc.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_vga.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_vrr.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/intel_wm.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/skl_prefill.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/skl_scaler.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h, drivers/gpu/drm/i915/display/intel_display_trace.h):
+drivers/gpu/drm/i915/display/skl_universal_plane.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/skl_watermark.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/vlv_clock.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/vlv_dsi.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/vlv_dsi_pll.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/display/vlv_sideband.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/gem/i915_gem_pages.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/i915_initial_plane.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+drivers/gpu/drm/i915/i915_panic.c: note: in included file (through drivers/gpu/drm/i915/display/intel_display_types.h):
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression
+./include/linux/pwm.h:13:1: error: bad constant expression

+ cleanup
++ stat -c %u:%g /kernel
+ chown -R 1003:1003 /kernel

✓ Xe.CI.BAT: success for PSR/PR Selective Fetch Early Transport fixes

[Patchwork]

[-- Attachment #1: Type: text/plain, Size: 9381 bytes --]

== Series Details ==

Series: PSR/PR Selective Fetch Early Transport fixes
URL   : https://patchwork.freedesktop.org/series/161835/
State : success

== Summary ==

CI Bug Log - changes from xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f_BAT -> xe-pw-161835v1_BAT
====================================================

Summary
-------

  **SUCCESS**

  No regressions found.

  

Participating hosts (14 -> 14)
------------------------------

  No changes in participating hosts

Known issues
------------

  Here are the changes found in xe-pw-161835v1_BAT that come from known issues:

### IGT changes ###

#### Warnings ####

  * igt@kms_cursor_legacy@basic-flip-after-cursor-legacy:
    - bat-atsm-2:         [SKIP][1] ([Intel XE#1024] / [Intel XE#782]) -> [SKIP][2] ([Intel XE#1024] / [Intel XE#782] / [Intel XE#947]) +5 other tests skip
   [1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-atsm-2/igt@kms_cursor_legacy@basic-flip-after-cursor-legacy.html
   [2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-atsm-2/igt@kms_cursor_legacy@basic-flip-after-cursor-legacy.html

  * igt@kms_dsc@dsc-basic:
    - bat-adlp-7:         [SKIP][3] ([Intel XE#455]) -> [SKIP][4] ([Intel XE#2244] / [Intel XE#455])
   [3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-adlp-7/igt@kms_dsc@dsc-basic.html
   [4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-adlp-7/igt@kms_dsc@dsc-basic.html
    - bat-dg2-oem2:       [SKIP][5] ([Intel XE#455]) -> [SKIP][6] ([Intel XE#2244] / [Intel XE#455])
   [5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-dg2-oem2/igt@kms_dsc@dsc-basic.html
   [6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-dg2-oem2/igt@kms_dsc@dsc-basic.html
    - bat-atsm-2:         [SKIP][7] ([Intel XE#1024] / [Intel XE#784]) -> [SKIP][8] ([Intel XE#1024] / [Intel XE#784] / [Intel XE#947])
   [7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-atsm-2/igt@kms_dsc@dsc-basic.html
   [8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-atsm-2/igt@kms_dsc@dsc-basic.html

  * igt@kms_frontbuffer_tracking@basic:
    - bat-atsm-2:         [SKIP][9] ([Intel XE#1024] / [Intel XE#783]) -> [SKIP][10] ([Intel XE#1024] / [Intel XE#783] / [Intel XE#947])
   [9]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-atsm-2/igt@kms_frontbuffer_tracking@basic.html
   [10]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-atsm-2/igt@kms_frontbuffer_tracking@basic.html

  * igt@kms_pipe_crc_basic@nonblocking-crc:
    - bat-atsm-2:         [SKIP][11] ([i915#1836]) -> [SKIP][12] ([Intel XE#829] / [i915#1836]) +6 other tests skip
   [11]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-atsm-2/igt@kms_pipe_crc_basic@nonblocking-crc.html
   [12]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-atsm-2/igt@kms_pipe_crc_basic@nonblocking-crc.html

  * igt@kms_psr@psr-primary-page-flip:
    - bat-atsm-2:         [SKIP][13] ([Intel XE#1024] / [Intel XE#1406]) -> [SKIP][14] ([Intel XE#1024] / [Intel XE#1406] / [Intel XE#947]) +2 other tests skip
   [13]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-atsm-2/igt@kms_psr@psr-primary-page-flip.html
   [14]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-atsm-2/igt@kms_psr@psr-primary-page-flip.html

  * igt@kms_psr@psr-sprite-plane-onoff:
    - bat-wcl-2:          [SKIP][15] ([Intel XE#1406]) -> [SKIP][16] ([Intel XE#1406] / [Intel XE#2850]) +2 other tests skip
   [15]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-wcl-2/igt@kms_psr@psr-sprite-plane-onoff.html
   [16]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-wcl-2/igt@kms_psr@psr-sprite-plane-onoff.html

  * igt@xe_evict@evict-beng-small:
    - bat-adlp-7:         [SKIP][17] ([Intel XE#261] / [Intel XE#688]) -> [SKIP][18] ([Intel XE#261] / [Intel XE#5564] / [Intel XE#688]) +9 other tests skip
   [17]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-adlp-7/igt@xe_evict@evict-beng-small.html
   [18]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-adlp-7/igt@xe_evict@evict-beng-small.html

  * igt@xe_evict@evict-beng-small-cm:
    - bat-lnl-1:          [SKIP][19] ([Intel XE#688]) -> [SKIP][20] ([Intel XE#6540] / [Intel XE#688]) +11 other tests skip
   [19]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-lnl-1/igt@xe_evict@evict-beng-small-cm.html
   [20]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-lnl-1/igt@xe_evict@evict-beng-small-cm.html

  * igt@xe_evict@evict-small-external-cm:
    - bat-adlp-vm:        [SKIP][21] ([Intel XE#261] / [Intel XE#688]) -> [SKIP][22] ([Intel XE#261] / [Intel XE#5564] / [Intel XE#688]) +9 other tests skip
   [21]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-adlp-vm/igt@xe_evict@evict-small-external-cm.html
   [22]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-adlp-vm/igt@xe_evict@evict-small-external-cm.html

  * igt@xe_evict_ccs@evict-overcommit-parallel-nofree-samefd:
    - bat-lnl-2:          [SKIP][23] ([Intel XE#688]) -> [SKIP][24] ([Intel XE#6540] / [Intel XE#688]) +11 other tests skip
   [23]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-lnl-2/igt@xe_evict_ccs@evict-overcommit-parallel-nofree-samefd.html
   [24]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-lnl-2/igt@xe_evict_ccs@evict-overcommit-parallel-nofree-samefd.html
    - bat-adlp-7:         [SKIP][25] ([Intel XE#688]) -> [SKIP][26] ([Intel XE#5563] / [Intel XE#688]) +1 other test skip
   [25]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-adlp-7/igt@xe_evict_ccs@evict-overcommit-parallel-nofree-samefd.html
   [26]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-adlp-7/igt@xe_evict_ccs@evict-overcommit-parallel-nofree-samefd.html

  * igt@xe_evict_ccs@evict-overcommit-simple:
    - bat-adlp-vm:        [SKIP][27] ([Intel XE#688]) -> [SKIP][28] ([Intel XE#5563] / [Intel XE#688])
   [27]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-adlp-vm/igt@xe_evict_ccs@evict-overcommit-simple.html
   [28]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-adlp-vm/igt@xe_evict_ccs@evict-overcommit-simple.html

  * igt@xe_exec_fault_mode@twice-rebind-prefetch:
    - bat-adlp-7:         [SKIP][29] ([Intel XE#288]) -> [SKIP][30] ([Intel XE#288] / [Intel XE#5561]) +32 other tests skip
   [29]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-adlp-7/igt@xe_exec_fault_mode@twice-rebind-prefetch.html
   [30]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-adlp-7/igt@xe_exec_fault_mode@twice-rebind-prefetch.html

  * igt@xe_exec_fault_mode@twice-userptr-invalidate-imm:
    - bat-adlp-vm:        [SKIP][31] ([Intel XE#288]) -> [SKIP][32] ([Intel XE#288] / [Intel XE#5561]) +32 other tests skip
   [31]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/bat-adlp-vm/igt@xe_exec_fault_mode@twice-userptr-invalidate-imm.html
   [32]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/bat-adlp-vm/igt@xe_exec_fault_mode@twice-userptr-invalidate-imm.html

  
  [Intel XE#1024]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1024
  [Intel XE#1406]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1406
  [Intel XE#2244]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2244
  [Intel XE#261]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/261
  [Intel XE#2850]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2850
  [Intel XE#288]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/288
  [Intel XE#455]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/455
  [Intel XE#5561]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5561
  [Intel XE#5563]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5563
  [Intel XE#5564]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5564
  [Intel XE#6540]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6540
  [Intel XE#688]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/688
  [Intel XE#782]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/782
  [Intel XE#783]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/783
  [Intel XE#784]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/784
  [Intel XE#829]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/829
  [Intel XE#947]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/947
  [i915#1836]: https://gitlab.freedesktop.org/drm/i915/kernel/-/issues/1836


Build changes
-------------

  * Linux: xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f -> xe-pw-161835v1

  IGT_8761: 8761
  xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f: c81e41f7aca96f583296a2a875f0179484b7a81f
  xe-pw-161835v1: 161835v1

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/index.html

[-- Attachment #2: Type: text/html, Size: 13087 bytes --]

✓ Xe.CI.FULL: success for PSR/PR Selective Fetch Early Transport fixes

[Patchwork]

[-- Attachment #1: Type: text/plain, Size: 36793 bytes --]

== Series Details ==

Series: PSR/PR Selective Fetch Early Transport fixes
URL   : https://patchwork.freedesktop.org/series/161835/
State : success

== Summary ==

CI Bug Log - changes from xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f_FULL -> xe-pw-161835v1_FULL
====================================================

Summary
-------

  **SUCCESS**

  No regressions found.

  

Participating hosts (2 -> 2)
------------------------------

  No changes in participating hosts

Known issues
------------

  Here are the changes found in xe-pw-161835v1_FULL that come from known issues:

### IGT changes ###

#### Issues hit ####

  * igt@kms_big_fb@4-tiled-8bpp-rotate-270:
    - shard-bmg:          NOTRUN -> [SKIP][1] ([Intel XE#2327]) +1 other test skip
   [1]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_big_fb@4-tiled-8bpp-rotate-270.html

  * igt@kms_big_fb@yf-tiled-16bpp-rotate-270:
    - shard-lnl:          NOTRUN -> [SKIP][2] ([Intel XE#1124])
   [2]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-7/igt@kms_big_fb@yf-tiled-16bpp-rotate-270.html

  * igt@kms_big_fb@yf-tiled-32bpp-rotate-90:
    - shard-bmg:          NOTRUN -> [SKIP][3] ([Intel XE#1124]) +2 other tests skip
   [3]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-2/igt@kms_big_fb@yf-tiled-32bpp-rotate-90.html

  * igt@kms_bw@connected-linear-tiling-4-displays-2560x1440p:
    - shard-bmg:          NOTRUN -> [SKIP][4] ([Intel XE#2314] / [Intel XE#2894])
   [4]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_bw@connected-linear-tiling-4-displays-2560x1440p.html

  * igt@kms_bw@linear-tiling-4-displays-2160x1440p:
    - shard-bmg:          NOTRUN -> [SKIP][5] ([Intel XE#367])
   [5]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-2/igt@kms_bw@linear-tiling-4-displays-2160x1440p.html

  * igt@kms_ccs@bad-rotation-90-yf-tiled-ccs:
    - shard-lnl:          NOTRUN -> [SKIP][6] ([Intel XE#2887])
   [6]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-7/igt@kms_ccs@bad-rotation-90-yf-tiled-ccs.html

  * igt@kms_ccs@random-ccs-data-4-tiled-lnl-ccs@pipe-c-dp-2:
    - shard-bmg:          NOTRUN -> [SKIP][7] ([Intel XE#2652] / [Intel XE#787]) +8 other tests skip
   [7]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_ccs@random-ccs-data-4-tiled-lnl-ccs@pipe-c-dp-2.html

  * igt@kms_chamelium_hpd@common-hpd-after-hibernate:
    - shard-bmg:          NOTRUN -> [SKIP][8] ([Intel XE#2252]) +4 other tests skip
   [8]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_chamelium_hpd@common-hpd-after-hibernate.html

  * igt@kms_content_protection@atomic-hdcp14@pipe-a-dp-1:
    - shard-bmg:          NOTRUN -> [FAIL][9] ([Intel XE#3304])
   [9]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-5/igt@kms_content_protection@atomic-hdcp14@pipe-a-dp-1.html

  * igt@kms_cursor_crc@cursor-offscreen-512x512:
    - shard-bmg:          NOTRUN -> [SKIP][10] ([Intel XE#2321]) +1 other test skip
   [10]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-4/igt@kms_cursor_crc@cursor-offscreen-512x512.html

  * igt@kms_cursor_legacy@short-busy-flip-before-cursor-atomic-transitions:
    - shard-bmg:          NOTRUN -> [SKIP][11] ([Intel XE#2286])
   [11]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-4/igt@kms_cursor_legacy@short-busy-flip-before-cursor-atomic-transitions.html

  * igt@kms_dsc@dsc-with-bpc-formats:
    - shard-bmg:          NOTRUN -> [SKIP][12] ([Intel XE#2244])
   [12]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_dsc@dsc-with-bpc-formats.html

  * igt@kms_fbcon_fbt@fbc-suspend:
    - shard-bmg:          NOTRUN -> [SKIP][13] ([Intel XE#4156])
   [13]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_fbcon_fbt@fbc-suspend.html

  * igt@kms_flip_scaled_crc@flip-64bpp-ytile-to-16bpp-ytile-upscaling:
    - shard-bmg:          NOTRUN -> [SKIP][14] ([Intel XE#7178])
   [14]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_flip_scaled_crc@flip-64bpp-ytile-to-16bpp-ytile-upscaling.html

  * igt@kms_frontbuffer_tracking@fbc-2p-primscrn-indfb-pgflip-blt:
    - shard-bmg:          NOTRUN -> [SKIP][15] ([Intel XE#4141]) +2 other tests skip
   [15]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_frontbuffer_tracking@fbc-2p-primscrn-indfb-pgflip-blt.html

  * igt@kms_frontbuffer_tracking@fbcdrrs-2p-primscrn-spr-indfb-draw-render:
    - shard-bmg:          NOTRUN -> [SKIP][16] ([Intel XE#2311]) +10 other tests skip
   [16]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-4/igt@kms_frontbuffer_tracking@fbcdrrs-2p-primscrn-spr-indfb-draw-render.html

  * igt@kms_frontbuffer_tracking@fbcdrrs-2p-scndscrn-pri-indfb-draw-blt:
    - shard-lnl:          NOTRUN -> [SKIP][17] ([Intel XE#656])
   [17]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-7/igt@kms_frontbuffer_tracking@fbcdrrs-2p-scndscrn-pri-indfb-draw-blt.html

  * igt@kms_frontbuffer_tracking@psr-2p-scndscrn-cur-indfb-draw-render:
    - shard-bmg:          NOTRUN -> [SKIP][18] ([Intel XE#2313]) +11 other tests skip
   [18]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-4/igt@kms_frontbuffer_tracking@psr-2p-scndscrn-cur-indfb-draw-render.html

  * igt@kms_joiner@invalid-modeset-big-joiner:
    - shard-bmg:          NOTRUN -> [SKIP][19] ([Intel XE#6901])
   [19]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-2/igt@kms_joiner@invalid-modeset-big-joiner.html

  * igt@kms_plane@pixel-format-4-tiled-dg2-rc-ccs-cc-modifier-source-clamping:
    - shard-bmg:          NOTRUN -> [SKIP][20] ([Intel XE#7283])
   [20]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_plane@pixel-format-4-tiled-dg2-rc-ccs-cc-modifier-source-clamping.html

  * igt@kms_plane@pixel-format-y-tiled-gen12-mc-ccs-modifier:
    - shard-lnl:          NOTRUN -> [SKIP][21] ([Intel XE#7283])
   [21]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-7/igt@kms_plane@pixel-format-y-tiled-gen12-mc-ccs-modifier.html

  * igt@kms_plane_scaling@planes-upscale-20x20-downscale-factor-0-75@pipe-a:
    - shard-bmg:          NOTRUN -> [SKIP][22] ([Intel XE#6886]) +3 other tests skip
   [22]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_plane_scaling@planes-upscale-20x20-downscale-factor-0-75@pipe-a.html

  * igt@kms_pm_dc@dc3co-vpb-simulation:
    - shard-bmg:          NOTRUN -> [SKIP][23] ([Intel XE#2391])
   [23]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-3/igt@kms_pm_dc@dc3co-vpb-simulation.html

  * igt@kms_psr2_sf@fbc-pr-cursor-plane-move-continuous-sf:
    - shard-bmg:          NOTRUN -> [SKIP][24] ([Intel XE#1406] / [Intel XE#1489]) +2 other tests skip
   [24]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_psr2_sf@fbc-pr-cursor-plane-move-continuous-sf.html

  * igt@kms_psr2_sf@fbc-pr-overlay-plane-update-continuous-sf:
    - shard-lnl:          NOTRUN -> [SKIP][25] ([Intel XE#1406] / [Intel XE#2893])
   [25]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-7/igt@kms_psr2_sf@fbc-pr-overlay-plane-update-continuous-sf.html

  * igt@kms_psr@psr-suspend:
    - shard-bmg:          NOTRUN -> [SKIP][26] ([Intel XE#1406] / [Intel XE#2234] / [Intel XE#2850]) +7 other tests skip
   [26]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-4/igt@kms_psr@psr-suspend.html

  * igt@kms_rotation_crc@primary-4-tiled-reflect-x-180:
    - shard-lnl:          NOTRUN -> [SKIP][27] ([Intel XE#3414] / [Intel XE#3904])
   [27]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-7/igt@kms_rotation_crc@primary-4-tiled-reflect-x-180.html

  * igt@kms_rotation_crc@primary-y-tiled-reflect-x-180:
    - shard-bmg:          NOTRUN -> [SKIP][28] ([Intel XE#2330])
   [28]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_rotation_crc@primary-y-tiled-reflect-x-180.html

  * igt@xe_eudebug@basic-vm-access-parameters-userptr:
    - shard-lnl:          NOTRUN -> [SKIP][29] ([Intel XE#4837])
   [29]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-7/igt@xe_eudebug@basic-vm-access-parameters-userptr.html

  * igt@xe_eudebug@basic-vm-bind-metadata-discovery:
    - shard-bmg:          NOTRUN -> [SKIP][30] ([Intel XE#4837]) +2 other tests skip
   [30]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@xe_eudebug@basic-vm-bind-metadata-discovery.html

  * igt@xe_eudebug_online@pagefault-read-stress:
    - shard-bmg:          NOTRUN -> [SKIP][31] ([Intel XE#6665] / [Intel XE#6681])
   [31]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@xe_eudebug_online@pagefault-read-stress.html

  * igt@xe_eudebug_sriov@deny-eudebug:
    - shard-bmg:          NOTRUN -> [SKIP][32] ([Intel XE#5793])
   [32]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@xe_eudebug_sriov@deny-eudebug.html

  * igt@xe_evict@evict-small-multi-queue-cm:
    - shard-bmg:          NOTRUN -> [SKIP][33] ([Intel XE#7140]) +1 other test skip
   [33]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@xe_evict@evict-small-multi-queue-cm.html

  * igt@xe_evict@evict-small-multi-queue-priority-cm:
    - shard-lnl:          NOTRUN -> [SKIP][34] ([Intel XE#6540] / [Intel XE#688])
   [34]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-7/igt@xe_evict@evict-small-multi-queue-priority-cm.html

  * igt@xe_exec_basic@multigpu-no-exec-basic-defer-mmap:
    - shard-bmg:          NOTRUN -> [SKIP][35] ([Intel XE#2322]) +1 other test skip
   [35]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@xe_exec_basic@multigpu-no-exec-basic-defer-mmap.html

  * igt@xe_exec_fault_mode@many-multi-queue-imm:
    - shard-bmg:          NOTRUN -> [SKIP][36] ([Intel XE#7136]) +5 other tests skip
   [36]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-2/igt@xe_exec_fault_mode@many-multi-queue-imm.html

  * igt@xe_exec_multi_queue@many-queues-preempt-mode-fault-dyn-priority:
    - shard-lnl:          NOTRUN -> [SKIP][37] ([Intel XE#6874])
   [37]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-7/igt@xe_exec_multi_queue@many-queues-preempt-mode-fault-dyn-priority.html

  * igt@xe_exec_multi_queue@one-queue-preempt-mode-fault-userptr:
    - shard-bmg:          NOTRUN -> [SKIP][38] ([Intel XE#6874]) +8 other tests skip
   [38]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@xe_exec_multi_queue@one-queue-preempt-mode-fault-userptr.html

  * igt@xe_exec_system_allocator@many-stride-new-prefetch:
    - shard-bmg:          NOTRUN -> [INCOMPLETE][39] ([Intel XE#7098])
   [39]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@xe_exec_system_allocator@many-stride-new-prefetch.html

  * igt@xe_exec_threads@threads-multi-queue-cm-shared-vm-userptr:
    - shard-bmg:          NOTRUN -> [SKIP][40] ([Intel XE#7138]) +1 other test skip
   [40]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@xe_exec_threads@threads-multi-queue-cm-shared-vm-userptr.html

  * igt@xe_multigpu_svm@mgpu-coherency-prefetch:
    - shard-bmg:          NOTRUN -> [SKIP][41] ([Intel XE#6964])
   [41]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@xe_multigpu_svm@mgpu-coherency-prefetch.html

  * igt@xe_pxp@pxp-stale-bo-exec-post-termination-irq:
    - shard-bmg:          NOTRUN -> [SKIP][42] ([Intel XE#4733])
   [42]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@xe_pxp@pxp-stale-bo-exec-post-termination-irq.html

  
#### Possible fixes ####

  * igt@kms_async_flips@alternate-sync-async-flip-atomic:
    - shard-bmg:          [FAIL][43] ([Intel XE#3718] / [Intel XE#6078]) -> [PASS][44]
   [43]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-3/igt@kms_async_flips@alternate-sync-async-flip-atomic.html
   [44]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-7/igt@kms_async_flips@alternate-sync-async-flip-atomic.html

  * igt@kms_async_flips@alternate-sync-async-flip-atomic@pipe-b-dp-2:
    - shard-bmg:          [FAIL][45] ([Intel XE#6078]) -> [PASS][46]
   [45]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-3/igt@kms_async_flips@alternate-sync-async-flip-atomic@pipe-b-dp-2.html
   [46]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-7/igt@kms_async_flips@alternate-sync-async-flip-atomic@pipe-b-dp-2.html

  * igt@kms_async_flips@test-time-stamp:
    - shard-bmg:          [INCOMPLETE][47] ([Intel XE#1727] / [Intel XE#4912] / [Intel XE#6819]) -> [PASS][48]
   [47]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-3/igt@kms_async_flips@test-time-stamp.html
   [48]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-1/igt@kms_async_flips@test-time-stamp.html

  * igt@kms_bw@linear-tiling-1-displays-2560x1440p:
    - shard-bmg:          [SKIP][49] ([Intel XE#367]) -> [PASS][50]
   [49]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-8/igt@kms_bw@linear-tiling-1-displays-2560x1440p.html
   [50]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-5/igt@kms_bw@linear-tiling-1-displays-2560x1440p.html

  * igt@kms_ccs@crc-primary-suspend-4-tiled-bmg-ccs:
    - shard-bmg:          [INCOMPLETE][51] ([Intel XE#7084]) -> [PASS][52] +1 other test pass
   [51]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-5/igt@kms_ccs@crc-primary-suspend-4-tiled-bmg-ccs.html
   [52]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-3/igt@kms_ccs@crc-primary-suspend-4-tiled-bmg-ccs.html

  * igt@kms_cursor_legacy@cursor-vs-flip-atomic-transitions-varying-size:
    - shard-bmg:          [DMESG-WARN][53] ([Intel XE#5354]) -> [PASS][54]
   [53]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-9/igt@kms_cursor_legacy@cursor-vs-flip-atomic-transitions-varying-size.html
   [54]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-2/igt@kms_cursor_legacy@cursor-vs-flip-atomic-transitions-varying-size.html

  * igt@kms_cursor_legacy@cursor-vs-flip-toggle:
    - shard-bmg:          [INCOMPLETE][55] -> [PASS][56]
   [55]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-10/igt@kms_cursor_legacy@cursor-vs-flip-toggle.html
   [56]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-4/igt@kms_cursor_legacy@cursor-vs-flip-toggle.html

  * igt@kms_hdr@invalid-hdr:
    - shard-bmg:          [SKIP][57] ([Intel XE#1503]) -> [PASS][58]
   [57]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-4/igt@kms_hdr@invalid-hdr.html
   [58]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-8/igt@kms_hdr@invalid-hdr.html

  * igt@xe_evict@evict-beng-mixed-many-threads-small:
    - shard-bmg:          [INCOMPLETE][59] ([Intel XE#6321]) -> [PASS][60]
   [59]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-5/igt@xe_evict@evict-beng-mixed-many-threads-small.html
   [60]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-5/igt@xe_evict@evict-beng-mixed-many-threads-small.html

  * igt@xe_exec_system_allocator@many-stride-mmap-remap-eocheck:
    - shard-bmg:          [SKIP][61] ([Intel XE#6703]) -> [PASS][62] +80 other tests pass
   [61]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@xe_exec_system_allocator@many-stride-mmap-remap-eocheck.html
   [62]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@xe_exec_system_allocator@many-stride-mmap-remap-eocheck.html

  * igt@xe_exec_system_allocator@once-large-malloc-race:
    - shard-bmg:          [DMESG-FAIL][63] ([Intel XE#5213] / [Intel XE#5545] / [Intel XE#6652]) -> [PASS][64]
   [63]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@xe_exec_system_allocator@once-large-malloc-race.html
   [64]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@xe_exec_system_allocator@once-large-malloc-race.html

  * igt@xe_exec_system_allocator@pat-index-madvise-pat-idx-uc-single-vma:
    - shard-lnl:          [FAIL][65] ([Intel XE#5625]) -> [PASS][66]
   [65]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-lnl-2/igt@xe_exec_system_allocator@pat-index-madvise-pat-idx-uc-single-vma.html
   [66]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-8/igt@xe_exec_system_allocator@pat-index-madvise-pat-idx-uc-single-vma.html

  
#### Warnings ####

  * igt@kms_atomic_transition@plane-all-modeset-transition-fencing-internal-panels:
    - shard-bmg:          [SKIP][67] ([Intel XE#6703]) -> [SKIP][68] ([Intel XE#2370])
   [67]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_atomic_transition@plane-all-modeset-transition-fencing-internal-panels.html
   [68]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_atomic_transition@plane-all-modeset-transition-fencing-internal-panels.html

  * igt@kms_big_fb@x-tiled-64bpp-rotate-90:
    - shard-bmg:          [SKIP][69] ([Intel XE#6703]) -> [SKIP][70] ([Intel XE#2327])
   [69]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_big_fb@x-tiled-64bpp-rotate-90.html
   [70]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_big_fb@x-tiled-64bpp-rotate-90.html

  * igt@kms_big_fb@y-tiled-32bpp-rotate-180:
    - shard-bmg:          [SKIP][71] ([Intel XE#6703]) -> [SKIP][72] ([Intel XE#1124])
   [71]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_big_fb@y-tiled-32bpp-rotate-180.html
   [72]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_big_fb@y-tiled-32bpp-rotate-180.html

  * igt@kms_big_fb@y-tiled-addfb:
    - shard-bmg:          [SKIP][73] ([Intel XE#6703]) -> [SKIP][74] ([Intel XE#2328]) +1 other test skip
   [73]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_big_fb@y-tiled-addfb.html
   [74]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_big_fb@y-tiled-addfb.html

  * igt@kms_ccs@bad-pixel-format-y-tiled-gen12-rc-ccs-cc:
    - shard-bmg:          [SKIP][75] ([Intel XE#6703]) -> [SKIP][76] ([Intel XE#2887]) +1 other test skip
   [75]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_ccs@bad-pixel-format-y-tiled-gen12-rc-ccs-cc.html
   [76]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_ccs@bad-pixel-format-y-tiled-gen12-rc-ccs-cc.html

  * igt@kms_chamelium_color@ctm-negative:
    - shard-bmg:          [SKIP][77] ([Intel XE#6703]) -> [SKIP][78] ([Intel XE#2325])
   [77]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_chamelium_color@ctm-negative.html
   [78]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_chamelium_color@ctm-negative.html

  * igt@kms_color_pipeline@plane-lut3d-green-only@pipe-a-dp-2:
    - shard-bmg:          [SKIP][79] ([Intel XE#6969]) -> [SKIP][80] ([Intel XE#6969] / [Intel XE#7289]) +2 other tests skip
   [79]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-6/igt@kms_color_pipeline@plane-lut3d-green-only@pipe-a-dp-2.html
   [80]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-6/igt@kms_color_pipeline@plane-lut3d-green-only@pipe-a-dp-2.html

  * igt@kms_color_pipeline@plane-lut3d-green-only@pipe-b-edp-1:
    - shard-lnl:          [SKIP][81] ([Intel XE#6969]) -> [SKIP][82] ([Intel XE#6969] / [Intel XE#7289]) +1 other test skip
   [81]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-lnl-6/igt@kms_color_pipeline@plane-lut3d-green-only@pipe-b-edp-1.html
   [82]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-1/igt@kms_color_pipeline@plane-lut3d-green-only@pipe-b-edp-1.html

  * igt@kms_color_pipeline@plane-lut3d-green-only@pipe-c-edp-1:
    - shard-lnl:          [SKIP][83] ([Intel XE#6969] / [Intel XE#7006]) -> [SKIP][84] ([Intel XE#6969] / [Intel XE#7006] / [Intel XE#7289]) +1 other test skip
   [83]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-lnl-6/igt@kms_color_pipeline@plane-lut3d-green-only@pipe-c-edp-1.html
   [84]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-1/igt@kms_color_pipeline@plane-lut3d-green-only@pipe-c-edp-1.html

  * igt@kms_color_pipeline@plane-lut3d-green-only@pipe-d-dp-2:
    - shard-bmg:          [SKIP][85] ([Intel XE#6969] / [Intel XE#7006]) -> [SKIP][86] ([Intel XE#6969] / [Intel XE#7006] / [Intel XE#7289]) +1 other test skip
   [85]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-6/igt@kms_color_pipeline@plane-lut3d-green-only@pipe-d-dp-2.html
   [86]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-6/igt@kms_color_pipeline@plane-lut3d-green-only@pipe-d-dp-2.html

  * igt@kms_cursor_crc@cursor-offscreen-256x85:
    - shard-bmg:          [SKIP][87] ([Intel XE#6703]) -> [SKIP][88] ([Intel XE#2320])
   [87]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_cursor_crc@cursor-offscreen-256x85.html
   [88]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_cursor_crc@cursor-offscreen-256x85.html

  * igt@kms_cursor_crc@cursor-rapid-movement-512x170:
    - shard-bmg:          [SKIP][89] ([Intel XE#6703]) -> [SKIP][90] ([Intel XE#2321])
   [89]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_cursor_crc@cursor-rapid-movement-512x170.html
   [90]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_cursor_crc@cursor-rapid-movement-512x170.html

  * igt@kms_dsc@dsc-basic:
    - shard-bmg:          [SKIP][91] ([Intel XE#6703]) -> [SKIP][92] ([Intel XE#2244])
   [91]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_dsc@dsc-basic.html
   [92]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_dsc@dsc-basic.html

  * igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-mmap-wc:
    - shard-bmg:          [SKIP][93] ([Intel XE#6703]) -> [SKIP][94] ([Intel XE#4141])
   [93]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-mmap-wc.html
   [94]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-pri-indfb-draw-mmap-wc.html

  * igt@kms_frontbuffer_tracking@fbcdrrs-1p-primscrn-spr-indfb-fullscreen:
    - shard-bmg:          [SKIP][95] ([Intel XE#6703]) -> [SKIP][96] ([Intel XE#2311]) +1 other test skip
   [95]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_frontbuffer_tracking@fbcdrrs-1p-primscrn-spr-indfb-fullscreen.html
   [96]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_frontbuffer_tracking@fbcdrrs-1p-primscrn-spr-indfb-fullscreen.html

  * igt@kms_frontbuffer_tracking@fbcdrrs-argb161616f-draw-render:
    - shard-bmg:          [SKIP][97] ([Intel XE#6703]) -> [SKIP][98] ([Intel XE#7061]) +1 other test skip
   [97]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_frontbuffer_tracking@fbcdrrs-argb161616f-draw-render.html
   [98]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_frontbuffer_tracking@fbcdrrs-argb161616f-draw-render.html

  * igt@kms_frontbuffer_tracking@fbcpsr-tiling-4:
    - shard-bmg:          [SKIP][99] ([Intel XE#6703]) -> [SKIP][100] ([Intel XE#2313])
   [99]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_frontbuffer_tracking@fbcpsr-tiling-4.html
   [100]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_frontbuffer_tracking@fbcpsr-tiling-4.html

  * igt@kms_joiner@basic-force-ultra-joiner:
    - shard-bmg:          [SKIP][101] ([Intel XE#6703]) -> [SKIP][102] ([Intel XE#6911])
   [101]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_joiner@basic-force-ultra-joiner.html
   [102]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_joiner@basic-force-ultra-joiner.html

  * igt@kms_plane_lowres@tiling-y:
    - shard-bmg:          [SKIP][103] ([Intel XE#6703]) -> [SKIP][104] ([Intel XE#2393])
   [103]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_plane_lowres@tiling-y.html
   [104]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_plane_lowres@tiling-y.html

  * igt@kms_plane_scaling@planes-upscale-20x20-downscale-factor-0-75:
    - shard-bmg:          [SKIP][105] ([Intel XE#6703]) -> [SKIP][106] ([Intel XE#6886])
   [105]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_plane_scaling@planes-upscale-20x20-downscale-factor-0-75.html
   [106]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_plane_scaling@planes-upscale-20x20-downscale-factor-0-75.html

  * igt@kms_psr2_sf@fbc-psr2-cursor-plane-move-continuous-sf:
    - shard-bmg:          [SKIP][107] ([Intel XE#1406] / [Intel XE#6703]) -> [SKIP][108] ([Intel XE#1406] / [Intel XE#1489])
   [107]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_psr2_sf@fbc-psr2-cursor-plane-move-continuous-sf.html
   [108]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_psr2_sf@fbc-psr2-cursor-plane-move-continuous-sf.html

  * igt@kms_psr@pr-cursor-plane-move:
    - shard-bmg:          [SKIP][109] ([Intel XE#1406] / [Intel XE#6703]) -> [SKIP][110] ([Intel XE#1406] / [Intel XE#2234] / [Intel XE#2850])
   [109]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@kms_psr@pr-cursor-plane-move.html
   [110]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@kms_psr@pr-cursor-plane-move.html

  * igt@xe_eudebug@vm-bind-clear-faultable:
    - shard-bmg:          [SKIP][111] ([Intel XE#6703]) -> [SKIP][112] ([Intel XE#4837])
   [111]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@xe_eudebug@vm-bind-clear-faultable.html
   [112]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@xe_eudebug@vm-bind-clear-faultable.html

  * igt@xe_eudebug_online@writes-caching-sram-bb-sram-target-vram:
    - shard-bmg:          [SKIP][113] ([Intel XE#6703]) -> [SKIP][114] ([Intel XE#4837] / [Intel XE#6665])
   [113]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@xe_eudebug_online@writes-caching-sram-bb-sram-target-vram.html
   [114]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@xe_eudebug_online@writes-caching-sram-bb-sram-target-vram.html

  * igt@xe_evict@evict-beng-large-external-cm:
    - shard-lnl:          [SKIP][115] ([Intel XE#688]) -> [SKIP][116] ([Intel XE#6540] / [Intel XE#688]) +64 other tests skip
   [115]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-lnl-3/igt@xe_evict@evict-beng-large-external-cm.html
   [116]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-lnl-7/igt@xe_evict@evict-beng-large-external-cm.html

  * igt@xe_exec_basic@multigpu-once-basic-defer-bind:
    - shard-bmg:          [SKIP][117] ([Intel XE#6703]) -> [SKIP][118] ([Intel XE#2322]) +2 other tests skip
   [117]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@xe_exec_basic@multigpu-once-basic-defer-bind.html
   [118]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@xe_exec_basic@multigpu-once-basic-defer-bind.html

  * igt@xe_exec_fault_mode@many-multi-queue-userptr-invalidate:
    - shard-bmg:          [SKIP][119] ([Intel XE#6703]) -> [SKIP][120] ([Intel XE#7136])
   [119]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@xe_exec_fault_mode@many-multi-queue-userptr-invalidate.html
   [120]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@xe_exec_fault_mode@many-multi-queue-userptr-invalidate.html

  * igt@xe_exec_multi_queue@many-queues-preempt-mode-fault-basic:
    - shard-bmg:          [SKIP][121] ([Intel XE#6703]) -> [SKIP][122] ([Intel XE#6874]) +4 other tests skip
   [121]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@xe_exec_multi_queue@many-queues-preempt-mode-fault-basic.html
   [122]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@xe_exec_multi_queue@many-queues-preempt-mode-fault-basic.html

  * igt@xe_exec_threads@threads-multi-queue-fd-userptr:
    - shard-bmg:          [SKIP][123] ([Intel XE#6703]) -> [SKIP][124] ([Intel XE#7138])
   [123]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-2/igt@xe_exec_threads@threads-multi-queue-fd-userptr.html
   [124]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-9/igt@xe_exec_threads@threads-multi-queue-fd-userptr.html

  * igt@xe_fault_injection@probe-fail-guc-xe_guc_ct_send_recv:
    - shard-bmg:          [ABORT][125] ([Intel XE#5466]) -> [ABORT][126] ([Intel XE#5466] / [Intel XE#6652])
   [125]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f/shard-bmg-3/igt@xe_fault_injection@probe-fail-guc-xe_guc_ct_send_recv.html
   [126]: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/shard-bmg-7/igt@xe_fault_injection@probe-fail-guc-xe_guc_ct_send_recv.html

  
  [Intel XE#1124]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1124
  [Intel XE#1406]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1406
  [Intel XE#1489]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1489
  [Intel XE#1503]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1503
  [Intel XE#1727]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/1727
  [Intel XE#2234]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2234
  [Intel XE#2244]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2244
  [Intel XE#2252]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2252
  [Intel XE#2286]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2286
  [Intel XE#2311]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2311
  [Intel XE#2313]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2313
  [Intel XE#2314]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2314
  [Intel XE#2320]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2320
  [Intel XE#2321]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2321
  [Intel XE#2322]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2322
  [Intel XE#2325]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2325
  [Intel XE#2327]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2327
  [Intel XE#2328]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2328
  [Intel XE#2330]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2330
  [Intel XE#2370]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2370
  [Intel XE#2391]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2391
  [Intel XE#2393]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2393
  [Intel XE#2652]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2652
  [Intel XE#2850]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2850
  [Intel XE#2887]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2887
  [Intel XE#2893]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2893
  [Intel XE#2894]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/2894
  [Intel XE#3304]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3304
  [Intel XE#3414]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3414
  [Intel XE#367]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/367
  [Intel XE#3718]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3718
  [Intel XE#3904]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/3904
  [Intel XE#4141]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4141
  [Intel XE#4156]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4156
  [Intel XE#4733]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4733
  [Intel XE#4837]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4837
  [Intel XE#4912]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/4912
  [Intel XE#5213]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5213
  [Intel XE#5354]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5354
  [Intel XE#5466]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5466
  [Intel XE#5545]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5545
  [Intel XE#5625]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5625
  [Intel XE#5793]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/5793
  [Intel XE#6078]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6078
  [Intel XE#6321]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6321
  [Intel XE#6540]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6540
  [Intel XE#656]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/656
  [Intel XE#6652]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6652
  [Intel XE#6665]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6665
  [Intel XE#6681]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6681
  [Intel XE#6703]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6703
  [Intel XE#6819]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6819
  [Intel XE#6874]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6874
  [Intel XE#688]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/688
  [Intel XE#6886]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6886
  [Intel XE#6901]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6901
  [Intel XE#6911]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6911
  [Intel XE#6964]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6964
  [Intel XE#6969]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/6969
  [Intel XE#7006]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7006
  [Intel XE#7061]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7061
  [Intel XE#7084]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7084
  [Intel XE#7098]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7098
  [Intel XE#7136]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7136
  [Intel XE#7138]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7138
  [Intel XE#7140]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7140
  [Intel XE#7178]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7178
  [Intel XE#7283]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7283
  [Intel XE#7289]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/7289
  [Intel XE#787]: https://gitlab.freedesktop.org/drm/xe/kernel/issues/787


Build changes
-------------

  * Linux: xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f -> xe-pw-161835v1

  IGT_8761: 8761
  xe-4575-c81e41f7aca96f583296a2a875f0179484b7a81f: c81e41f7aca96f583296a2a875f0179484b7a81f
  xe-pw-161835v1: 161835v1

== Logs ==

For more details see: https://intel-gfx-ci.01.org/tree/intel-xe/xe-pw-161835v1/index.html

[-- Attachment #2: Type: text/html, Size: 44260 bytes --]