From: Matthew Brost <matthew.brost@intel.com>
To: Maarten Lankhorst <maarten@lankhorst.se>
Cc: <intel-xe@lists.freedesktop.org>,
Shuicheng Lin <shuicheng.lin@intel.com>,
Himal Prasad Ghimiray <himal.prasad.ghimiray@intel.com>
Subject: Re: [PATCH v7 22/24] drm/xe: Enter ULLS for migration jobs upon page fault or SVM prefetch
Date: Fri, 25 Sep 2026 11:17:03 -0700 [thread overview]
Message-ID: <ara6nyX17ARDHBnU@gsse-cloud1.jf.intel.com> (raw)
In-Reply-To: <d6c5c5b2-781b-46c6-8de0-69d59ccf7988@lankhorst.se>
On Fri, Sep 25, 2026 at 07:49:43PM +0200, Maarten Lankhorst wrote:
> Hey,
>
> I know this has been reviewed, but can it be changed to have xe_migrate_ulls_enter + xe_migrate_ulls_leave?
> It decreases the amount of pingponging with debugging enabled.
>
> I kept below patch in my tree that did just that, feel free to merge with this patch.
>
Ok, I see the potential races where before we get to a copy job in
either prefetch or a pagefault before the exit period ULLS will disarm
itself - I'd hope within the default of 5ms that would never happen in
practice as 5ms is a *really* long time in hot paths (prefetch, SVM).
Is this the issue you are seeing in debug builds, I personally have
never noticed this but generally run with perf builds.
Are you using ULLS somewhere else where 5ms can be hit more easier?
Want to get a full picture before commiting to something.
Matt
> Kind regards,
> ~Maarten Lankhorst
>
> commit 6beeb2f7ff909bdaf9f8b1eeaa014cd15a65c78b
> Author: Maarten Lankhorst <dev@lankhorst.se>
> Date: Mon Jun 8 19:05:46 2026 +0200
>
> drm/xe: Keep ulls alive while servicing ops.
>
> Instead of bumping at the start, when performing a lot of work ulls may
> run longer, so keep track using a refcount to keep the full benefit of
> ulls.
>
> Signed-off-by: Maarten Lankhorst <dev@lankhorst.se>
>
> diff --git a/drivers/gpu/drm/xe/xe_migrate.c b/drivers/gpu/drm/xe/xe_migrate.c
> index d28da51d71452..f0b6641dd9815 100644
> --- a/drivers/gpu/drm/xe/xe_migrate.c
> +++ b/drivers/gpu/drm/xe/xe_migrate.c
> @@ -58,6 +58,8 @@ struct xe_migrate {
> struct xe_tile *tile;
> /** @job_mutex: Timeline mutex for @eng. */
> struct mutex job_mutex;
> + /** @ulls_used: How many outstanding ulls operations there are */
> + atomic_t ulls_used;
> /** @pt_bo: Page-table buffer object. */
> struct xe_bo *pt_bo;
> /** @batch_base_ofs: VM offset of the migration batch buffer */
> @@ -475,6 +477,8 @@ static int xe_migrate_lock_prepare_vm(struct xe_tile *tile, struct xe_migrate *m
> *
> * If DGFX and not a VF, enter ULLS mode bypassing GuC / HW context
> * switches by utilizing semaphore and continuously running batches.
> + *
> + * Pairs with xe_migrate_ulls_leave().
> */
> void xe_migrate_ulls_enter(struct xe_migrate *m)
> {
> @@ -488,6 +492,12 @@ void xe_migrate_ulls_enter(struct xe_migrate *m)
> if (!IS_DGFX(xe) || IS_SRIOV_VF(xe) || !xe->info.ulls_enable)
> return;
>
> + /* Bump */
> + if (atomic_inc_return(&m->ulls_used) > 1)
> + return;
> +
> + cancel_delayed_work_sync(&m->ulls.exit_work);
> +
> job_alloc:
> if (alloc) {
> /*
> @@ -534,10 +544,30 @@ void xe_migrate_ulls_enter(struct xe_migrate *m)
> }
> if (job)
> xe_sched_job_put(job);
> + mutex_unlock(&m->job_mutex);
> +}
> +
> +/**
> + * xe_migrate_ulls_leave() - Leave ULLS mode
> + * @m: The migration context.
> + *
> + * Leaves the critical part of the migration context, it may continue to be enabled.
> + * Pairs with xe_migrate_ulls_enter().
> + */
> +void xe_migrate_ulls_leave(struct xe_migrate *m)
> +{
> + struct xe_device *xe = tile_to_xe(m->tile);
> +
> + if (!IS_DGFX(xe) || IS_SRIOV_VF(xe) || !xe->info.ulls_enable)
> + return;
> +
> + if (atomic_dec_return(&m->ulls_used))
> + return;
> +
> + guard(mutex)(&m->job_mutex);
> if (m->ulls.enabled)
> mod_delayed_work(system_percpu_wq, &m->ulls.exit_work,
> ULLS_EXIT_JIFFIES);
> - mutex_unlock(&m->job_mutex);
> }
>
> static void xe_migrate_ulls_exit(struct work_struct *work)
> @@ -599,8 +629,8 @@ static void xe_migrate_ulls_exit(struct work_struct *work)
> ULLS_EXIT_JIFFIES);
> }
>
> - drm_dev_exit(idx);
> mutex_unlock(&m->job_mutex);
> + drm_dev_exit(idx);
> }
>
> /**
> diff --git a/drivers/gpu/drm/xe/xe_migrate.h b/drivers/gpu/drm/xe/xe_migrate.h
> index 2e8be10fdb71f..c909e1afb476e 100644
> --- a/drivers/gpu/drm/xe/xe_migrate.h
> +++ b/drivers/gpu/drm/xe/xe_migrate.h
> @@ -98,5 +98,6 @@ int xe_migrate_debug_ccs_overlap(struct xe_migrate *m,
> #endif
>
> void xe_migrate_ulls_enter(struct xe_migrate *m);
> +void xe_migrate_ulls_leave(struct xe_migrate *m);
>
> #endif
> diff --git a/drivers/gpu/drm/xe/xe_pagefault.c b/drivers/gpu/drm/xe/xe_pagefault.c
> index 782ed50a2a43e..51b2cb8fdcf1c 100644
> --- a/drivers/gpu/drm/xe/xe_pagefault.c
> +++ b/drivers/gpu/drm/xe/xe_pagefault.c
> @@ -315,6 +315,7 @@ static int xe_pagefault_service(struct xe_pagefault *pf)
>
> unlock_vm:
> up_read(&vm->lock);
> + xe_migrate_ulls_leave(gt_to_tile(gt)->migrate);
> xe_vm_put(vm);
>
> return err;
> diff --git a/drivers/gpu/drm/xe/xe_vm.c b/drivers/gpu/drm/xe/xe_vm.c
> index a1eca4871175b..fc9f587a35905 100644
> --- a/drivers/gpu/drm/xe/xe_vm.c
> +++ b/drivers/gpu/drm/xe/xe_vm.c
> @@ -2557,7 +2557,7 @@ vm_bind_ioctl_ops_create(struct xe_vm *vm, struct xe_vma_ops *vops,
> if (addr)
> goto alloc_next_range;
> else
> - goto print_op_label;
> + goto ulls_leave;
> }
>
> if (IS_ERR(svm_range)) {
> @@ -2598,8 +2598,10 @@ vm_bind_ioctl_ops_create(struct xe_vm *vm, struct xe_vma_ops *vops,
> if (need_put)
> xe_svm_range_put(svm_range);
>
> +ulls_leave:
> + for_each_tile(tile, vm->xe, id)
> + xe_migrate_ulls_leave(tile->migrate);
> }
> -print_op_label:
> print_op(vm->xe, __op);
> }
>
>
>
>
> On 9/25/26 06:53, Matthew Brost wrote:
> > Call xe_migrate_ulls_enter upon page fault or SVM prefetch in an
> > effort speed up these critical paths.
> >
> > Signed-off-by: Matthew Brost <matthew.brost@intel.com>
> > Reviewed-by: Shuicheng Lin <shuicheng.lin@intel.com>
> > Reviewed-by: Himal Prasad Ghimiray <himal.prasad.ghimiray@intel.com>
> >
> > ---
> > v7:
> > - s/migration/migrate (Shuicheng)
> > ---
> > drivers/gpu/drm/xe/xe_pagefault.c | 3 +++
> > drivers/gpu/drm/xe/xe_vm.c | 4 +++-
> > 2 files changed, 6 insertions(+), 1 deletion(-)
> >
> > diff --git a/drivers/gpu/drm/xe/xe_pagefault.c b/drivers/gpu/drm/xe/xe_pagefault.c
> > index f9e5bd41cfd1..f219e9e3b73e 100644
> > --- a/drivers/gpu/drm/xe/xe_pagefault.c
> > +++ b/drivers/gpu/drm/xe/xe_pagefault.c
> > @@ -15,6 +15,7 @@
> > #include "xe_gt_stats.h"
> > #include "xe_hw_engine.h"
> > #include "xe_log.h"
> > +#include "xe_migrate.h"
> > #include "xe_pagefault.h"
> > #include "xe_pagefault_types.h"
> > #include "xe_pm.h"
> > @@ -281,6 +282,8 @@ static int xe_pagefault_service(struct xe_pagefault *pf)
> > if (IS_ERR(vm))
> > return PTR_ERR(vm);
> >
> > + xe_migrate_ulls_enter(gt_to_tile(gt)->migrate);
> > +
> > down_read(&vm->lock);
> >
> > if (xe_vm_is_closed(vm)) {
> > diff --git a/drivers/gpu/drm/xe/xe_vm.c b/drivers/gpu/drm/xe/xe_vm.c
> > index f66bd1de2b70..425c678f4480 100644
> > --- a/drivers/gpu/drm/xe/xe_vm.c
> > +++ b/drivers/gpu/drm/xe/xe_vm.c
> > @@ -2528,8 +2528,10 @@ vm_bind_ioctl_ops_create(struct xe_vm *vm, struct xe_vma_ops *vops,
> > ctx.devmem_possible = IS_DGFX(vm->xe) &&
> > IS_ENABLED(CONFIG_DRM_XE_PAGEMAP);
> >
> > - for_each_tile(tile, vm->xe, id)
> > + for_each_tile(tile, vm->xe, id) {
> > + xe_migrate_ulls_enter(tile->migrate);
> > tile_mask |= 0x1 << id;
> > + }
> >
> > if (prefetch_region == DRM_XE_CONSULT_MEM_ADVISE_PREF_LOC) {
> > dpagemap = xe_vma_resolve_pagemap(vma,
>
next prev parent reply other threads:[~2026-09-25 18:17 UTC|newest]
Thread overview: 54+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-25 4:52 [PATCH v7 00/24] CPU binds and ULLS on migration queue Matthew Brost
2026-09-25 4:52 ` [PATCH v7 01/24] drm/xe: reference VM from PT BOs Matthew Brost
2026-09-25 12:00 ` Francois Dugast
2026-09-25 16:10 ` Matthew Brost
2026-09-25 4:52 ` [PATCH v7 02/24] drm/xe: Drop struct xe_migrate_pt_update argument from populate/clear vfuns Matthew Brost
2026-09-25 4:52 ` [PATCH v7 03/24] drm/xe: Add xe_migrate_update_pgtables_cpu_execute helper Matthew Brost
2026-09-25 4:53 ` [PATCH v7 04/24] drm/xe: Decouple exec queue idle check from LRC Matthew Brost
2026-09-25 4:53 ` [PATCH v7 05/24] drm/xe: Add job count to GuC exec queue snapshot Matthew Brost
2026-09-25 4:53 ` [PATCH v7 06/24] drm/xe: Update xe_bo_put_deferred arguments to include writeback flag Matthew Brost
2026-09-25 4:53 ` [PATCH v7 07/24] drm/xe: Update scheduler job layer to support PT jobs Matthew Brost
2026-09-25 11:23 ` Francois Dugast
2026-09-25 4:53 ` [PATCH v7 08/24] drm/xe: Add helpers to access PT ops Matthew Brost
2026-09-25 4:53 ` [PATCH v7 09/24] drm/xe: Add struct xe_pt_job_ops Matthew Brost
2026-09-25 4:53 ` [PATCH v7 10/24] drm/xe: Update GuC submission backend to run PT jobs Matthew Brost
2026-09-25 5:39 ` sashiko-bot
2026-09-25 5:58 ` Matthew Brost
2026-09-25 4:53 ` [PATCH v7 11/24] drm/xe: Store level in struct xe_vm_pgtable_update Matthew Brost
2026-09-25 4:53 ` [PATCH v7 12/24] drm/xe: Don't use migrate exec queue for page fault binds Matthew Brost
2026-09-25 4:53 ` [PATCH v7 13/24] drm/xe: Enable CPU binds for jobs Matthew Brost
2026-09-25 6:03 ` sashiko-bot
2026-09-25 6:54 ` Matthew Brost
2026-09-25 4:53 ` [PATCH v7 14/24] drm/xe: Remove unused arguments from xe_migrate_pt_update_ops Matthew Brost
2026-09-25 4:53 ` [PATCH v7 15/24] drm/xe: Make bind queues operate cross-tile Matthew Brost
2026-09-25 4:53 ` [PATCH v7 16/24] drm/xe: Add CPU bind layer Matthew Brost
2026-09-25 4:53 ` [PATCH v7 17/24] drm/xe: Add device flag to enable PT mirroring across tiles Matthew Brost
2026-09-25 6:25 ` sashiko-bot
2026-09-25 7:21 ` Matthew Brost
2026-09-25 9:51 ` Francois Dugast
2026-09-25 4:53 ` [PATCH v7 18/24] drm/xe: Add ULLS support to LRC Matthew Brost
2026-09-25 4:53 ` [PATCH v7 19/24] drm/xe: Add ULLS migration job support to migration layer Matthew Brost
2026-09-25 6:34 ` sashiko-bot
2026-09-25 7:17 ` Matthew Brost
2026-09-25 20:10 ` Matthew Brost
2026-09-25 4:53 ` [PATCH v7 20/24] drm/xe: Add ULLS migration job support to ring ops Matthew Brost
2026-09-25 6:38 ` sashiko-bot
2026-09-25 7:02 ` Matthew Brost
2026-09-25 4:53 ` [PATCH v7 21/24] drm/xe: Add ULLS migration job support to GuC submission Matthew Brost
2026-09-25 6:48 ` sashiko-bot
2026-09-25 7:08 ` Matthew Brost
2026-09-25 4:53 ` [PATCH v7 22/24] drm/xe: Enter ULLS for migration jobs upon page fault or SVM prefetch Matthew Brost
2026-09-25 17:49 ` Maarten Lankhorst
2026-09-25 18:17 ` Matthew Brost [this message]
2026-09-25 18:26 ` Maarten Lankhorst
2026-09-25 19:38 ` Matthew Brost
2026-09-25 4:53 ` [PATCH v7 23/24] drm/xe: add migrate ULLS period configfs attribute Matthew Brost
2026-09-25 6:51 ` sashiko-bot
2026-09-25 7:08 ` Matthew Brost
2026-09-25 4:53 ` [PATCH v7 24/24] drm/xe: Document ULLS for migration jobs Matthew Brost
2026-09-25 5:02 ` ✗ CI.checkpatch: warning for CPU binds and ULLS on migration queue (rev9) Patchwork
2026-09-25 5:04 ` ✓ CI.KUnit: success " Patchwork
2026-09-25 5:47 ` ✓ Xe.CI.BAT: " Patchwork
2026-09-25 15:05 ` ✗ Xe.CI.FULL: failure " Patchwork
2026-09-25 16:01 ` Matthew Brost
2026-09-25 18:08 ` [PATCH v7 00/24] CPU binds and ULLS on migration queue Maarten Lankhorst
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ara6nyX17ARDHBnU@gsse-cloud1.jf.intel.com \
--to=matthew.brost@intel.com \
--cc=himal.prasad.ghimiray@intel.com \
--cc=intel-xe@lists.freedesktop.org \
--cc=maarten@lankhorst.se \
--cc=shuicheng.lin@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox