From: Marc Zyngier <maz@kernel.org>
To: Oliver Upton <oupton@kernel.org>
Cc: kvmarm@lists.linux.dev, linux-arm-kernel@lists.infradead.org,
kvm@vger.kernel.org, Steffen Eiden <seiden@linux.ibm.com>,
Joey Gouly <joey.gouly@arm.com>,
Suzuki K Poulose <suzuki.poulose@arm.com>,
Zenghui Yu <yuzenghui@huawei.com>
Subject: Re: [PATCH v2 07/28] KVM: arm64: Don't evaluate HCR_EL2.NV nor HFGITR_EL2.ERET on ERET fast path
Date: Wed, 15 Jul 2026 09:19:09 +0100 [thread overview]
Message-ID: <86ech4oebm.wl-maz@kernel.org> (raw)
In-Reply-To: <alc-JSvHDjSV5c_G@kernel.org>
On Wed, 15 Jul 2026 09:00:37 +0100,
Oliver Upton <oupton@kernel.org> wrote:
>
> Hey,
>
> On Tue, Jul 14, 2026 at 10:16:20AM +0100, Marc Zyngier wrote:
> > We currently avoid using the ERET fast path if the guest has HCR_EL2.NV
> > set. This is an odd check, as NV doesn't mean much if HCR_EL2.TGE==1.
> >
> > Similarly, evaluating HFGITR_EL2.ERET makes little sense, as
> > this only applies to the nested context, while the ERET fast-path
> > is purely for the benefit of L1.
> >
> > Replace these bizarre checks with is_nested_ctxt() which makes a lot
> > more sense: if we are running an L2, the ERET trap must go to L1.
> >
> > Fixes: dd0717a998f77 ("KVM: arm64: nv: Fast-track 'InHost' exception returns")
> > Signed-off-by: Marc Zyngier <maz@kernel.org>
> > ---
> > arch/arm64/kvm/hyp/vhe/switch.c | 9 +++------
> > 1 file changed, 3 insertions(+), 6 deletions(-)
> >
> > diff --git a/arch/arm64/kvm/hyp/vhe/switch.c b/arch/arm64/kvm/hyp/vhe/switch.c
> > index bbe9cebd3d9d5..a83be345f8450 100644
> > --- a/arch/arm64/kvm/hyp/vhe/switch.c
> > +++ b/arch/arm64/kvm/hyp/vhe/switch.c
> > @@ -344,13 +344,10 @@ static bool kvm_hyp_handle_eret(struct kvm_vcpu *vcpu, u64 *exit_code)
> > * if this is a VHE guest hypervisor returning to its own
> > * userspace, or the hypervisor performing a local exception
> > * return. No need to save/restore registers, no need to
> > - * switch S2 MMU. Just do the canonical ERET.
> > - *
> > - * Unless the trap has to be forwarded further down the line,
> > - * of course...
> > + * switch S2 MMU. Just do the canonical ERET unlesss we are in
> > + * nested context.
> > */
>
> typo: unless
>
> I feel like it wouldn't hurt to add a bit more detail to the comment
> here, that L0 KVM doesn't use ERET traps in the nested context.
> Otherwise it isn't clear why these always belong to the L1.
We already have a tiny bit of information in kvm_handle_eret(), but
that's obviously a bit far down the line. Something like this?
diff --git a/arch/arm64/kvm/hyp/vhe/switch.c b/arch/arm64/kvm/hyp/vhe/switch.c
index a83be345f8450..684cebf23aa0e 100644
--- a/arch/arm64/kvm/hyp/vhe/switch.c
+++ b/arch/arm64/kvm/hyp/vhe/switch.c
@@ -344,8 +344,13 @@ static bool kvm_hyp_handle_eret(struct kvm_vcpu *vcpu, u64 *exit_code)
* if this is a VHE guest hypervisor returning to its own
* userspace, or the hypervisor performing a local exception
* return. No need to save/restore registers, no need to
- * switch S2 MMU. Just do the canonical ERET unlesss we are in
+ * switch S2 MMU. Just do the canonical ERET unless we are in
* nested context.
+ *
+ * Note that this is made possible because KVM itself never traps
+ * ERET when running an L2. The consequence is that any ERET trap is
+ * the result of HCR_EL2 or HFGITR_EL2 programming by L1 for its own
+ * guest, and the exception must be forwarded to L1.
*/
if (is_nested_ctxt(vcpu))
return false;
Thanks,
M.
--
Without deviation from the norm, progress is not possible.
next prev parent reply other threads:[~2026-07-15 8:19 UTC|newest]
Thread overview: 55+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-07-14 9:16 [PATCH v2 00/28] KVM: arm64: Add support for FEAT_NV2p1 and FEAT_NV3 Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 01/28] arm64: sysreg: Emit RESx/UNKN values for Mapping/Fields definitions Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 02/28] arm64: Update ID_AA64MMFR4_EL1 description to 2026-03 JSON release Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 03/28] KVM: arm64: Merge guest's HCRX_EL2 using NV_HCRX_GUEST_EXCLUDE Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 04/28] KVM: arm64: Drop __HCRX_EL2_* masks Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 05/28] KVM: arm64: Plumb HCRX_EL2.SRMASKEn in HCRX_EL2 sanitisation Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 06/28] KVM: arm64: Classify CPTR_EL2 as a SR_LOC_SPECIAL register Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 07/28] KVM: arm64: Don't evaluate HCR_EL2.NV nor HFGITR_EL2.ERET on ERET fast path Marc Zyngier
2026-07-15 8:00 ` Oliver Upton
2026-07-15 8:19 ` Marc Zyngier [this message]
2026-07-15 8:25 ` Oliver Upton
2026-07-14 9:16 ` [PATCH v2 08/28] arm64: Add ARM64_HAS_NV2P1 capability Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 09/28] KVM: arm64: Relax CPTR_EL2 handling when FEAT_NV2p1 is present Marc Zyngier
2026-07-14 10:12 ` sashiko-bot
2026-07-14 14:12 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 10/28] KVM: arm64: Relax CNTHCTL_EL2 " Marc Zyngier
2026-07-14 9:53 ` sashiko-bot
2026-07-14 14:22 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 11/28] KVM: arm64: Expose FEAT_NV2p1 to NV guests Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 12/28] arm64: Add FEAT_NV2p1 detection Marc Zyngier
2026-07-14 9:46 ` sashiko-bot
2026-07-14 11:45 ` Marc Zyngier
2026-07-14 13:18 ` Fuad Tabba
2026-07-14 9:16 ` [PATCH v2 13/28] arm64: sysreg: Add NVHCR_EL2 description as a mirror of HCR_EL2 Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 14/28] arm64: sysreg: Add HCRX_EL2 bits related to FEAT_NV3 Marc Zyngier
2026-07-14 9:45 ` sashiko-bot
2026-07-14 13:04 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 15/28] arm64: Add ARM64_HAS_NV3 capability Marc Zyngier
2026-07-14 9:40 ` sashiko-bot
2026-07-14 11:42 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 16/28] KVM: arm64: Split NV-specific exit fixups from the non-NV handling Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 17/28] KVM: arm64: Add NV3 control bits to HCRX_EL2 sanitisation Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 18/28] KVM: arm64: Add kvm_has_nv{2,3}() predicates Marc Zyngier
2026-07-14 9:48 ` sashiko-bot
2026-07-14 14:23 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 19/28] KVM: arm64: Make HCR_EL2 a non-VNCR register Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 20/28] KVM: arm64: Add sanitisation for NVHCR_EL2 Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 21/28] KVM: arm64: Add NVHCR_EL2 handling to the sysreg array Marc Zyngier
2026-07-14 10:24 ` sashiko-bot
2026-07-14 12:56 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 22/28] KVM: arm64: Add routing for NVHCR_EL2 trap Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 23/28] KVM: arm64: Add NVHCR_EL2 context switching Marc Zyngier
2026-07-14 10:03 ` sashiko-bot
2026-07-14 14:44 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 24/28] KVM: arm64: Engage NV3 ERET trap elision Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 25/28] KVM: arm64: Engage NV3 TLBI " Marc Zyngier
2026-07-15 0:16 ` Wei-Lin Chang
2026-07-15 7:33 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 26/28] KVM: arm64: Add FEAT_NV3 detection Marc Zyngier
2026-07-14 10:07 ` sashiko-bot
2026-07-14 14:42 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 27/28] KVM: arm64: Expose FEAT_NV3 to guests Marc Zyngier
2026-07-14 10:15 ` sashiko-bot
2026-07-14 14:41 ` Marc Zyngier
2026-07-14 9:16 ` [PATCH v2 28/28] arm64: Add override for ID_AA64MMFR4_EL1.NV_frac Marc Zyngier
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=86ech4oebm.wl-maz@kernel.org \
--to=maz@kernel.org \
--cc=joey.gouly@arm.com \
--cc=kvm@vger.kernel.org \
--cc=kvmarm@lists.linux.dev \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=oupton@kernel.org \
--cc=seiden@linux.ibm.com \
--cc=suzuki.poulose@arm.com \
--cc=yuzenghui@huawei.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox