Devicetree
 help / color / mirror / Atom feed
From: "Yu-Chun Lin [林祐君]" <eleanor.lin@realtek.com>
To: Marc Zyngier <maz@kernel.org>,
	"sashiko-reviews@lists.linux.dev"
	<sashiko-reviews@lists.linux.dev>
Cc: "robh@kernel.org" <robh@kernel.org>,
	"devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
	"krzk+dt@kernel.org" <krzk+dt@kernel.org>,
	"conor+dt@kernel.org" <conor+dt@kernel.org>,
	"\"Andreas Färber\"" <afaerber@suse.de>,
	"James Tai [戴志峰]" <james.tai@realtek.com>
Subject: RE: [PATCH v2 14/17] arm64: dts: realtek: Add EL2 virtual timer interrupt
Date: Fri, 22 May 2026 03:30:15 +0000	[thread overview]
Message-ID: <c5157b3d333b4fd0838bf5c4e1e6beec@realtek.com> (raw)
In-Reply-To: <87tss99j4j.wl-maz@kernel.org>

> On Fri, 15 May 2026 00:18:03 +0100,
> sashiko-bot@kernel.org wrote:
> >
> > Thank you for your contribution! Sashiko AI review found 1 potential issue(s)
> to consider:
> > - [High] Incomplete implementation: missing update for Realtek Kent SoC
> family which specifies an incorrect EL2 virtual timer interrupt.
> > --
> >
> > commit 3b73638950a28ecc324e1c28fa4fb9fcb13d5567
> > Author: Marc Zyngier <maz@kernel.org>
> >
> > arm64: dts: realtek: Add EL2 virtual timer interrupt
> >
> > This commit adds the missing EL2 virtual timer interrupt to
> > ARMv8.2-based Realtek SoCs. It updates rtd16xx.dtsi by adding the
> > fifth timer interrupt with GIC_PPI 12.
> >
> > > diff --git a/arch/arm64/boot/dts/realtek/rtd16xx.dtsi
> > > b/arch/arm64/boot/dts/realtek/rtd16xx.dtsi
> > > index 3a7f6e35b7f74..43b13d133c324 100644
> > > --- a/arch/arm64/boot/dts/realtek/rtd16xx.dtsi
> > > +++ b/arch/arm64/boot/dts/realtek/rtd16xx.dtsi
> > > @@ -105,7 +105,8 @@ timer {
> > >             interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
> > >                          <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
> > >                          <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
> > > -                        <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
> > > +                        <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>,
> > > +                        <GIC_PPI 12 IRQ_TYPE_LEVEL_LOW>;
> > >     };
> >
> > Does this update miss another Realtek ARMv8.2+ SoC file?
> >
> > Looking at arch/arm64/boot/dts/realtek/kent.dtsi (used by RTD1501,
> > RTD1861, and RTD1920), the fifth timer interrupt is currently defined
> > as <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>.
> >
> > PPI 9 is the GIC vCPU maintenance interrupt, rather than the EL2
> > virtual timer interrupt which should be PPI 12:
> >
> > arch/arm64/boot/dts/realtek/kent.dtsi:
> >       timer {
> >               compatible = "arm,armv8-timer";
> >               interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
> >                            <GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
> >                            <GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
> >                            <GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>,
> >                            <GIC_PPI  9 IRQ_TYPE_LEVEL_HIGH>;
> >       };
> >
> > Another patch in this series (clocksource/drivers/arm_arch_timer:
> > Default to EL2 virtual timer when running VHE) changes the driver to
> > use the EL2 virtual timer by default on VHE systems.
> >
> > If the kernel uses the EL2 virtual timer on these Realtek SoCs, could
> > it request the wrong interrupt (PPI 9 instead of PPI 12), causing
> > timer interrupts to not be delivered and resulting in a boot hang regression?
> 
> That's definitely odd, as PPI9 is present in two interrupt specifiers (timer and
> GIC). Obviously, that's not possible.
> 
> I'll add a tentative fix for that in the next round. Maybe Andreas or Yu-Chun
> can check in the meantime?
> 
>         M.
> 
> --
> Jazz isn't dead. It just smells funny.

Hi Marc,

I checked with my colleagues and confirmed that this is indeed a typo in kent.dtsi.
The fifth interrupt entry should be corrected to:

<GIC_PPI 12 IRQ_TYPE_LEVEL_LOW>;

It would be great if you could include the fix in your next round. Otherwise, just
let me know and I'll send a separate patch.

Thanks,
Yu-Chun

  reply	other threads:[~2026-05-22  3:30 UTC|newest]

Thread overview: 32+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-05-14 15:09 [PATCH v2 00/17] arm64: Use EL2 virtual timer when running VHE Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 01/17] ACPI: GTDT: Account for GTDTv3 size when walking the platform timer descriptors Marc Zyngier
2026-05-14 19:54   ` sashiko-bot
2026-05-15  9:51   ` Sudeep Holla
2026-05-15 11:23     ` Marc Zyngier
2026-05-15 12:52       ` Sudeep Holla
2026-05-14 15:09 ` [PATCH v2 02/17] ACPI: GTDT: Parse information related to the EL2 virtual timer Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 03/17] clocksource/drivers/arm_arch_timer: Default to EL2 virtual timer when running VHE Marc Zyngier
2026-05-14 21:23   ` sashiko-bot
2026-05-15  8:30     ` Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 04/17] dt-bindings: timer: arm,arch_timer: Fix requirements for interrupt description Marc Zyngier
2026-05-14 21:37   ` sashiko-bot
2026-05-15  9:18     ` Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 05/17] arm64: dts: allwinner: Add EL2 virtual timer interrupt Marc Zyngier
2026-05-15 23:38   ` Andre Przywara
2026-05-14 15:09 ` [PATCH v2 06/17] arm64: dts: amlogic: " Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 07/17] arm64: dts: bst: " Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 08/17] arm64: dts: exynos: " Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 09/17] arm64: dts: freescale: " Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 10/17] arm64: dts: intel: " Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 11/17] arm64: dts: mediatek: " Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 12/17] arm64: dts: nvidia: " Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 13/17] arm64: dts: qcom: " Marc Zyngier
2026-05-14 23:06   ` sashiko-bot
2026-05-15  8:24     ` Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 14/17] arm64: dts: realtek: " Marc Zyngier
2026-05-14 23:18   ` sashiko-bot
2026-05-15  8:23     ` Marc Zyngier
2026-05-22  3:30       ` Yu-Chun Lin [林祐君] [this message]
2026-05-14 15:09 ` [PATCH v2 15/17] arm64: dts: rockchip: " Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 16/17] arm64: dts: sprd: " Marc Zyngier
2026-05-14 15:09 ` [PATCH v2 17/17] arm64: dts: xilinx: " Marc Zyngier

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=c5157b3d333b4fd0838bf5c4e1e6beec@realtek.com \
    --to=eleanor.lin@realtek.com \
    --cc=afaerber@suse.de \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=james.tai@realtek.com \
    --cc=krzk+dt@kernel.org \
    --cc=maz@kernel.org \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox