messages from 2019-02-20 19:40:10 to 2019-04-08 14:12:53 UTC [more...]
[PATCH RESEND 0/5] Handle MCA banks in a per_cpu way
2019-04-08 14:12 UTC (11+ messages)
` [RESEND,1/5] x86/MCE: Make struct mce_banks[] static
` [PATCH RESEND 1/5] "
` [RESEND,2/5] x86/MCE: Handle MCA controls in a per_cpu way
` [PATCH RESEND 2/5] "
` [RESEND,4/5] x86/MCE: Make number of MCA banks per_cpu
` [PATCH RESEND 4/5] "
` [RESEND,3/5] x86/MCE/AMD: Don't cache block addresses on SMCA systems
` [PATCH RESEND 3/5] "
` [RESEND,5/5] x86/MCE: Save MCA control bits that get set in hardware
` [PATCH RESEND 5/5] "
[PATCH 0/5] Handle MCA banks in a per_cpu way
2019-04-08 7:43 UTC (12+ messages)
` [2/5] x86/MCE: Handle MCA controls "
` [PATCH 2/5] "
` [1/5] x86/MCE: Make struct mce_banks[] static
` [PATCH 1/5] "
` [3/5] x86/MCE/AMD: Don't cache block addresses on SMCA systems
` [PATCH 3/5] "
` [4/5] x86/MCE: Make number of MCA banks per_cpu
` [PATCH 4/5] "
` [5/5] x86/MCE: Save MCA control bits that get set in hardware
` [PATCH 5/5] "
rasdaemon: add support for AMD Scalable MCA
2019-04-05 7:11 UTC (2+ messages)
[RESEND,PATCHv3,3/3] arm64: dts: stratix10: Use new Stratix10 EDAC bindings
2019-04-04 14:36 UTC
[RESEND,PATCHv3,2/3] Documentation: dt: edac: Add Stratix10 Peripheral bindings
2019-04-04 14:36 UTC
[RESEND,PATCHv3,1/3] Documentation: dt: edac: Fix Stratix10 IRQ bindings
2019-04-04 14:36 UTC
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller
2019-04-04 1:17 UTC
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller
2019-04-04 1:04 UTC
[1/2] firmware: Intel: Add Stratix10 ECC DBE SMC call
2019-04-02 15:44 UTC
[1/2] firmware: Intel: Add Stratix10 ECC DBE SMC call
2019-04-02 13:34 UTC
[1/2] firmware: Intel: Add Stratix10 ECC DBE SMC call
2019-04-02 8:55 UTC
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller
2019-04-01 16:36 UTC
[2/5] x86: Convert some slow-path static_cpu_has() callers to boot_cpu_has()
2019-03-30 12:50 UTC
[2/5] x86: Convert some slow-path static_cpu_has() callers to boot_cpu_has()
2019-03-30 12:47 UTC
[2/5] x86: Convert some slow-path static_cpu_has() callers to boot_cpu_has()
2019-03-30 11:20 UTC
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller
2019-03-29 20:24 UTC
[2/2] edac: sifive: Add EDAC driver for SiFive FU540-C000 chip
2019-03-29 19:45 UTC
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller
2019-03-29 19:41 UTC
[PATCHv3,3/3] arm64: dts: stratix10: Use new Stratix10 EDAC bindings
2019-03-29 18:03 UTC
[2/2] EDAC, altera: Use global Stratix10 SMC defines
2019-03-29 14:43 UTC
[1/2] firmware: Intel: Add Stratix10 ECC DBE SMC call
2019-03-29 14:43 UTC
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller
2019-03-29 14:27 UTC
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller
2019-03-29 14:11 UTC
[2/2] EDAC, altera: Initialize peripheral FIFOs in probe()
2019-03-29 10:51 UTC
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller
2019-03-28 18:47 UTC
[PATCHv3,2/3] Documentation: dt: edac: Add Stratix10 Peripheral bindings
2019-03-28 18:32 UTC
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller
2019-03-28 13:16 UTC
[v4,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-27 19:37 UTC
[v4,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-27 19:29 UTC
[v4,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-27 19:19 UTC
[tip:ras/core] x86/mce: Handle varying MCA bank counts
2019-03-27 12:16 UTC
[tip:ras/core] x86/mce: Fix machine_check_poll() tests for error types
2019-03-27 9:58 UTC
EDAC/amd64: Use maximum channel count for the EDAC channel layer size
2019-03-26 22:58 UTC
[2/2] EDAC, altera: Initialize peripheral FIFOs in probe()
2019-03-26 21:29 UTC
[1/2] EDAC, altera: Less Intrusive Error Injection
2019-03-26 21:29 UTC
EDAC/amd64: Use maximum channel count for the EDAC channel layer size
2019-03-26 19:15 UTC
EDAC/amd64: Use maximum channel count for the EDAC channel layer size
2019-03-26 15:55 UTC
[v4,1/2] x86/MCE: Add function to allow filtering of MCA errors
2019-03-26 15:47 UTC
[v4,1/2] x86/MCE: Add function to allow filtering of MCA errors
2019-03-26 11:41 UTC
[v4,1/2] x86/MCE: Add function to allow filtering of MCA errors
2019-03-26 9:28 UTC
[v4,1/2] x86/MCE: Add function to allow filtering of MCA errors
2019-03-26 7:56 UTC
MAINTAINERS: Add entry for EDAC-I10NM
2019-03-26 7:33 UTC
[tip:ras/core] MAINTAINERS: Fix file pattern for X86 MCE INFRASTRUCTURE
2019-03-26 7:28 UTC
MAINTAINERS: Add entry for EDAC-I10NM
2019-03-25 23:56 UTC
MAINTAINERS: Fix file pattern for X86 MCE INFRASTRUCTURE
2019-03-25 23:34 UTC
MAINTAINERS: Update entry for EDAC-SKYLAKE
2019-03-25 23:29 UTC
[2/2] edac: sifive: Add EDAC driver for SiFive FU540-C000 chip
2019-03-25 21:50 UTC
[2/2] sifive: edac: Add EDAC driver for Sifive l2 Cache Controller
2019-03-25 21:47 UTC
[2/2] edac: sifive: Add EDAC driver for SiFive FU540-C000 chip
2019-03-25 21:26 UTC
[2/2] sifive: edac: Add EDAC driver for Sifive l2 Cache Controller
2019-03-25 21:18 UTC
EDAC/amd64: Use maximum channel count for the EDAC channel layer size
2019-03-25 20:33 UTC
x86/mce: Remove mce_report_event()
2019-03-25 17:21 UTC
[v4,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-25 16:34 UTC
[v4,1/2] x86/MCE: Add function to allow filtering of MCA errors
2019-03-25 16:34 UTC
[PATCHv3,3/3] arm64: dts: stratix10: Use new Stratix10 EDAC bindings
2019-03-25 15:57 UTC
[PATCHv3,2/3] Documentation: dt: edac: Add Stratix10 Peripheral bindings
2019-03-25 15:57 UTC
[PATCHv3,1/3] Documentation: dt: edac: Fix Stratix10 IRQ bindings
2019-03-25 15:57 UTC
[2/2] edac: sifive: Add EDAC driver for SiFive FU540-C000 chip
2019-03-25 6:57 UTC
[2/2] sifive: edac: Add EDAC driver for Sifive l2 Cache Controller
2019-03-25 6:54 UTC
[2/2] edac: sifive: Add EDAC driver for SiFive FU540-C000 chip
2019-03-25 0:23 UTC
[1/2] edac: sifive: Add DT documentation for SiFive EDAC driver and subcomponent
2019-03-25 0:20 UTC
[2/2] sifive: edac: Add EDAC driver for Sifive l2 Cache Controller
2019-03-25 0:16 UTC
[v3,3/6] EDAC/amd64: Support more than two Unified Memory Controllers
2019-03-23 17:22 UTC
[v3,3/6] EDAC/amd64: Support more than two Unified Memory Controllers
2019-03-23 12:15 UTC
EDAC, altera: Fix S10 Double Bit Error Notification
2019-03-23 9:15 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-22 22:59 UTC
[v3,2/3] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-22 22:20 UTC
[v3,2/3] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-22 21:35 UTC
[v3,2/3] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-22 20:55 UTC
[v3,2/3] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-22 20:37 UTC
[v3,3/3] x86/MCE: Group AMD function prototypes in <asm/mce.h>
2019-03-22 20:29 UTC
[v3,1/3] x86/MCE: Add function to allow filtering of MCA errors
2019-03-22 20:28 UTC
[v3,2/3] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-22 20:28 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-22 19:56 UTC
[v2,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-22 19:33 UTC
[v2,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-22 19:32 UTC
[v2,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-22 19:24 UTC
[v2,1/2] x86/MCE: Add function to allow filtering of MCA errors
2019-03-22 19:05 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-22 17:55 UTC
[v2,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-22 17:34 UTC
[v2,1/2] x86/MCE: Add function to allow filtering of MCA errors
2019-03-22 17:24 UTC
[v3,1/6] EDAC/amd64: Add Family 17h Model 30h PCI IDs
2019-03-22 16:46 UTC
[v3,1/6] EDAC/amd64: Add Family 17h Model 30h PCI IDs
2019-03-22 16:33 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-22 14:02 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-22 14:00 UTC
[2/2] edac: sifive: Add EDAC driver for SiFive FU540-C000 chip
2019-03-22 6:00 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-21 22:13 UTC
[v3,1/6] EDAC/amd64: Add Family 17h Model 30h PCI IDs
2019-03-21 20:30 UTC
[v2,2/2] x86/MCE/AMD: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-21 20:25 UTC
[v2,1/2] x86/MCE: Add function to allow filtering of MCA errors
2019-03-21 20:25 UTC
[v2] EDAC, mellanox: Add ECC support for BlueField DDR4
2019-03-21 15:23 UTC
[v3] EDAC, mellanox: Add ECC support for BlueField DDR4
2019-03-21 14:31 UTC
[v2] EDAC, mellanox: Add ECC support for BlueField DDR4
2019-03-21 14:30 UTC
[2/2] edac: sifive: Add EDAC driver for SiFive FU540-C000 chip
2019-03-21 13:33 UTC
[2/2] edac: sifive: Add EDAC driver for SiFive FU540-C000 chip
2019-03-20 11:52 UTC
[1/2] edac: sifive: Add DT documentation for SiFive EDAC driver and subcomponent
2019-03-20 11:52 UTC
[v2] EDAC, mellanox: Add ECC support for BlueField DDR4
2019-03-18 19:19 UTC
[v1,1/1] EDAC, mellanox: Add ECC support for BlueField DDR4
2019-03-18 18:39 UTC
[v2] EDAC, mellanox: Add ECC support for BlueField DDR4
2019-03-18 18:39 UTC
x86/mce/AMD: Make sure banks were initialized before accessing them
2019-03-16 16:42 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-15 21:28 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-15 21:03 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-15 18:11 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-15 18:02 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-15 17:49 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-15 17:37 UTC
[PATCHv2,2/5] Documentation: dt: edac: Add Stratix10 Peripheral bindings
2019-03-15 16:24 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-15 15:57 UTC
[v1,1/1] EDAC, mellanox: Add ECC support for BlueField DDR4
2019-03-15 15:12 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-15 9:43 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-14 21:59 UTC
[v1,1/1] EDAC, mellanox: Add ECC support for BlueField DDR4
2019-03-14 17:13 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-14 11:04 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-14 7:09 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-13 23:01 UTC
[PATCHv2,1/5] Documentation: dt: edac: Fix Stratix10 IRQ bindings
2019-03-13 19:23 UTC
[PATCHv2,2/5] Documentation: dt: edac: Add Stratix10 Peripheral bindings
2019-03-13 19:20 UTC
EDAC, altera: Fix S10 Double Bit Error Notification
2019-03-13 15:27 UTC
[PATCHv2,2/5] Documentation: dt: edac: Add Stratix10 Peripheral bindings
2019-03-12 19:30 UTC
[PATCHv2,1/5] Documentation: dt: edac: Fix Stratix10 IRQ bindings
2019-03-12 19:15 UTC
[2/2] sifive: edac: Add EDAC driver for Sifive l2 Cache Controller
2019-03-12 16:31 UTC
[PATCHv2,2/5] Documentation: dt: edac: Add Stratix10 Peripheral bindings
2019-03-12 16:04 UTC
[PATCHv2,1/5] Documentation: dt: edac: Fix Stratix10 IRQ bindings
2019-03-12 16:00 UTC
drivers/ras/debugfs.c - add missing #includes
2019-03-12 11:38 UTC
[2/2] sifive: edac: Add EDAC driver for Sifive l2 Cache Controller
2019-03-12 9:28 UTC
[2/2] sifive: edac: Add EDAC driver for Sifive l2 Cache Controller
2019-03-12 9:21 UTC
[1/2] edac: sifive: Add DT documentation for SiFive L2 cache Controller
2019-03-12 9:21 UTC
[2/2] x86/MCE/AMD, EDAC/mce_amd: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-11 19:01 UTC
[2/2] x86/MCE/AMD, EDAC/mce_amd: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-11 18:52 UTC
[2/2] x86/MCE/AMD, EDAC/mce_amd: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-11 18:21 UTC
[1/2] x86/MCE/AMD: Export smca_get_bank_type()
2019-03-07 21:26 UTC
[2/2] x86/MCE/AMD, EDAC/mce_amd: Don't report L1 BTB MCA errors on some Family 17h models
2019-03-07 21:26 UTC
x86/mce/AMD: Make sure banks were initialized before accessing them
2019-03-07 17:08 UTC
x86/mce/AMD: Make sure banks were initialized before accessing them
2019-03-07 16:55 UTC
x86/mce/AMD: Make sure banks were initialized before accessing them
2019-03-07 16:53 UTC
x86/mce/AMD: Make sure banks were initialized before accessing them
2019-03-07 16:15 UTC
x86/mce/AMD: Make sure banks were initialized before accessing them
2019-03-07 14:53 UTC
x86/mce/AMD: Make sure banks were initialized before accessing them
2019-03-07 12:55 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-06 20:15 UTC
EDAC, {skx|i10nm}_edac: Fix randconfig build error
2019-03-06 17:58 UTC
EDAC: i10nm, skx: fix randconfig builds
2019-03-06 13:48 UTC
EDAC, dmc520:: add DMC520 EDAC driver
2019-03-06 5:20 UTC
EDAC: i10nm, skx: fix randconfig builds
2019-03-05 14:34 UTC
EDAC: i10nm, skx: fix randconfig builds
2019-03-05 13:21 UTC
[v3,6/6] EDAC/amd64: Adjust printed Chip Select sizes when interleaved
2019-02-28 15:36 UTC
[v3,5/6] EDAC/amd64: Support more than two Controllers for Chip Select handling
2019-02-28 15:36 UTC
[v3,4/6] EDAC/amd64: Recognize x16 Symbol Size
2019-02-28 15:36 UTC
[v3,2/6] EDAC/amd64: Use a macro for iterating over Unified Memory Controllers
2019-02-28 15:36 UTC
[v3,3/6] EDAC/amd64: Support more than two Unified Memory Controllers
2019-02-28 15:36 UTC
[v3,1/6] EDAC/amd64: Add Family 17h Model 30h PCI IDs
2019-02-28 15:36 UTC
[v1,1/1] EDAC, mellanox: Add ECC support for BlueField DDR4
2019-02-27 20:21 UTC
[PATCHv2,5/5] EDAC, altera: Remove Stratix10 Machine compatible check
2019-02-27 17:27 UTC
[PATCHv2,4/5] arm64: dts: stratix10: Use new Stratix10 EDAC bindings
2019-02-27 17:27 UTC
[PATCHv2,3/5] EDAC, altera: Skip DB IRQ for Stratix10
2019-02-27 17:27 UTC
[PATCHv2,2/5] Documentation: dt: edac: Add Stratix10 Peripheral bindings
2019-02-27 17:27 UTC
[PATCHv2,1/5] Documentation: dt: edac: Fix Stratix10 IRQ bindings
2019-02-27 17:27 UTC
[v2,3/6] EDAC/amd64: Use a macro for iterating over Unified Memory Controllers
2019-02-27 14:50 UTC
[v2,3/6] EDAC/amd64: Use a macro for iterating over Unified Memory Controllers
2019-02-26 21:53 UTC
[v2,6/6] EDAC/amd64: Adjust printed Chip Select sizes when interleaved
2019-02-26 17:25 UTC
[v2,5/6] EDAC/amd64: Support more than two Controllers for Chip Select handling
2019-02-26 17:25 UTC
[v2,4/6] EDAC/amd64: Recognize x16 Symbol Size
2019-02-26 17:25 UTC
[v2,3/6] EDAC/amd64: Use a macro for iterating over Unified Memory Controllers
2019-02-26 17:25 UTC
[v2,2/6] EDAC/amd64: Support more than two Unified Memory Controllers
2019-02-26 17:25 UTC
[v2,1/6] EDAC/amd64: Add Family 17h Model 30h PCI IDs
2019-02-26 17:25 UTC
[2/5] EDAC/amd64: Support more than two UMCs
2019-02-26 15:12 UTC
[1/5] EDAC/amd64: Add Fam17hMod30h PCI IDs
2019-02-26 15:07 UTC
[4/5] EDAC/amd64: Support more than two Controllers for Chip Select handling
2019-02-26 13:24 UTC
[3/5] EDAC/amd64: Recognize x16 Symbol Size
2019-02-26 13:17 UTC
[2/5] EDAC/amd64: Support more than two UMCs
2019-02-26 11:07 UTC
[1/5] EDAC/amd64: Add Fam17hMod30h PCI IDs
2019-02-26 10:41 UTC
[2/2] ARM: socfpga_defconfig: enable EDAC by default
2019-02-25 18:57 UTC
[PATCHv2,2/2] ARM: socfpga_defconfig: enable EDAC by default
2019-02-25 18:56 UTC
[PATCHv2,1/2] EDAC, altera: Add separate SDRAM EDAC config
2019-02-25 18:56 UTC
[2/2] ARM: socfpga_defconfig: enable EDAC by default
2019-02-25 17:36 UTC
[v3,1/2] nfit, mce: only handle uncorrectable machine checks
2019-02-21 17:09 UTC
[v3,1/2] nfit, mce: only handle uncorrectable machine checks
2019-02-21 16:11 UTC
[v3,1/2] nfit, mce: only handle uncorrectable machine checks
2019-02-20 19:47 UTC
[v3,1/2] nfit, mce: only handle uncorrectable machine checks
2019-02-20 19:40 UTC
page: next (older) | prev (newer) | latest
- recent:[subjects (threaded)|topics (new)|topics (active)]
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox