* Cache related question
@ 2004-04-30 11:57 Santosh Abraham
0 siblings, 0 replies; only message in thread
From: Santosh Abraham @ 2004-04-30 11:57 UTC (permalink / raw)
To: linux-ia64
Hi,
I came to know recently that the itanium based processors
do not implement the inclusion principle wrt caches ? Is
this information correct ?
This was a bit surprising, as I had imagined that inclusion
would'nt be maitained perhaps only after a certain L1 cache
size. What are the trade-offs involved ?
Would there be any s/w (kernel) visible effects of not
implementing inclusion ?
thx,
santosh.
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2004-04-30 11:57 UTC | newest]
Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2004-04-30 11:57 Cache related question Santosh Abraham
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox