From: Markos Chandras <Markos.Chandras@imgtec.com>
To: "Maciej W. Rozycki" <macro@linux-mips.org>
Cc: <linux-mips@linux-mips.org>
Subject: Re: [PATCH RFC v2 30/70] MIPS: kernel: proc: Add MIPS R6 support to /proc/cpuinfo
Date: Thu, 22 Jan 2015 15:03:11 +0000 [thread overview]
Message-ID: <54C1112F.1010707@imgtec.com> (raw)
In-Reply-To: <54C10C88.7060106@imgtec.com>
On 01/22/2015 02:43 PM, Markos Chandras wrote:
> On 01/22/2015 02:08 PM, Maciej W. Rozycki wrote:
>> On Wed, 21 Jan 2015, Markos Chandras wrote:
>>
>>>>> diff --git a/arch/mips/kernel/proc.c b/arch/mips/kernel/proc.c
>>>>> index 097fc8d14e42..a8fdf9685cad 100644
>>>>> --- a/arch/mips/kernel/proc.c
>>>>> +++ b/arch/mips/kernel/proc.c
>>>>> @@ -82,7 +82,9 @@ static int show_cpuinfo(struct seq_file *m, void *v)
>>>>> seq_printf(m, "]\n");
>>>>> }
>>>>>
>>>>> - seq_printf(m, "isa\t\t\t: mips1");
>>>>> + seq_printf(m, "isa\t\t\t:");
>>>>> + if (!cpu_has_mips_r6)
>>>>> + seq_printf(m, " mips1");
>>>>
>>>> I think define `cpu_has_mips_r1' instead and use it here. It may turn
>>>> out needed elsewhere too. We probably don't need a new `MIPS_CPU_ISA_I'
>>>> bit at this stage so this could be:
>>
>> Typo here, I meant `cpu_has_mips_1' actually, sorry about that.
>>
>>> the change is simple enough and I see no reason to define the
>>> cpu_has_mips_r1 at the moment. If we ever need to explicitly handle r1,
>>> we can reconsider that.
>>
>> It's a matter of code clarity, good code is self-explanatory. Here the
>> intent is to print `mips1' if it is supported. By avoiding the extra
>> definition you're detaching the intent from what code says. Someone
>> reading this code (who may not necessarily know the architecture documents
>> by heart) has to scratch their head thinking: "why isn't `mips1' printed
>> for R6, what the former has to do with the latter, and why is this case
>> different to `mips2' and other ones that follow?"
>>
>> Whereas the intent is clear with this:
>>
>> #define cpu_has_mips_1 (!cpu_has_mips_r6) // Aha, `mips1' is there if no R6!
>>
>> if (cpu_has_mips_1)
>> seq_printf(m, " mips1"); // Well, this is obvious...
>
> however, someone may wonder then why not have
>
> if (cpu_has_mips_1)
> print mips1
> if (cpu_has_mips_2)
> print mips2
> if (cpu_has_mips_3)
> print mips3
>
> and only care about mips1.
oops that's already there. Then I guess your proposal makes the whole
thing consistent indeed.
--
markos
WARNING: multiple messages have this Message-ID (diff)
From: Markos Chandras <Markos.Chandras@imgtec.com>
To: "Maciej W. Rozycki" <macro@linux-mips.org>
Cc: linux-mips@linux-mips.org
Subject: Re: [PATCH RFC v2 30/70] MIPS: kernel: proc: Add MIPS R6 support to /proc/cpuinfo
Date: Thu, 22 Jan 2015 15:03:11 +0000 [thread overview]
Message-ID: <54C1112F.1010707@imgtec.com> (raw)
Message-ID: <20150122150311.jptezhhl2YNt6wvzowMYqKWFP8lx7tGnEaqUdp9l9IA@z> (raw)
In-Reply-To: <54C10C88.7060106@imgtec.com>
On 01/22/2015 02:43 PM, Markos Chandras wrote:
> On 01/22/2015 02:08 PM, Maciej W. Rozycki wrote:
>> On Wed, 21 Jan 2015, Markos Chandras wrote:
>>
>>>>> diff --git a/arch/mips/kernel/proc.c b/arch/mips/kernel/proc.c
>>>>> index 097fc8d14e42..a8fdf9685cad 100644
>>>>> --- a/arch/mips/kernel/proc.c
>>>>> +++ b/arch/mips/kernel/proc.c
>>>>> @@ -82,7 +82,9 @@ static int show_cpuinfo(struct seq_file *m, void *v)
>>>>> seq_printf(m, "]\n");
>>>>> }
>>>>>
>>>>> - seq_printf(m, "isa\t\t\t: mips1");
>>>>> + seq_printf(m, "isa\t\t\t:");
>>>>> + if (!cpu_has_mips_r6)
>>>>> + seq_printf(m, " mips1");
>>>>
>>>> I think define `cpu_has_mips_r1' instead and use it here. It may turn
>>>> out needed elsewhere too. We probably don't need a new `MIPS_CPU_ISA_I'
>>>> bit at this stage so this could be:
>>
>> Typo here, I meant `cpu_has_mips_1' actually, sorry about that.
>>
>>> the change is simple enough and I see no reason to define the
>>> cpu_has_mips_r1 at the moment. If we ever need to explicitly handle r1,
>>> we can reconsider that.
>>
>> It's a matter of code clarity, good code is self-explanatory. Here the
>> intent is to print `mips1' if it is supported. By avoiding the extra
>> definition you're detaching the intent from what code says. Someone
>> reading this code (who may not necessarily know the architecture documents
>> by heart) has to scratch their head thinking: "why isn't `mips1' printed
>> for R6, what the former has to do with the latter, and why is this case
>> different to `mips2' and other ones that follow?"
>>
>> Whereas the intent is clear with this:
>>
>> #define cpu_has_mips_1 (!cpu_has_mips_r6) // Aha, `mips1' is there if no R6!
>>
>> if (cpu_has_mips_1)
>> seq_printf(m, " mips1"); // Well, this is obvious...
>
> however, someone may wonder then why not have
>
> if (cpu_has_mips_1)
> print mips1
> if (cpu_has_mips_2)
> print mips2
> if (cpu_has_mips_3)
> print mips3
>
> and only care about mips1.
oops that's already there. Then I guess your proposal makes the whole
thing consistent indeed.
--
markos
next prev parent reply other threads:[~2015-01-22 15:03 UTC|newest]
Thread overview: 262+ messages / expand[flat|nested] mbox.gz Atom feed top
2015-01-16 10:48 [PATCH RFC v2 00/70] Add MIPS R6 support Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 01/70] MIPS: Add generic QEMU PRid and cpu type identifiers Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 02/70] MIPS: Add cases for CPU_QEMU_GENERIC Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 03/70] MIPS: Add MIPS generic QEMU probe support Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 04/70] MIPS: Add build support for the MIPS R6 ISA Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-19 23:56 ` Maciej W. Rozycki
2015-01-16 10:48 ` [PATCH RFC v2 05/70] MIPS: mm: uasm: Add signed 9-bit immediate related macros Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 11:29 ` Sergei Shtylyov
2015-01-19 12:35 ` Markos Chandras
2015-01-19 12:35 ` Markos Chandras
2015-01-19 12:45 ` Markos Chandras
2015-01-19 12:45 ` Markos Chandras
2015-01-19 12:50 ` Sergei Shtylyov
2015-01-16 10:48 ` [PATCH RFC v2 06/70] MIPS: mm: Add MIPS R6 instruction encodings Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 19:15 ` David Daney
2015-01-16 10:48 ` [PATCH RFC v2 07/70] MIPS: asm: asm: Add new macros to set ISA and arch asm annotations Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 08/70] MIPS: asm: module: define MODULE_PROC_FAMILY for MIPS R6 Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 09/70] MIPS: asm: stackframe: Do not preserve the HI/LO registers on " Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 10/70] MIPS: asm: asmmacro: Drop unused 'reg' argument on MIPSR2 Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-20 0:04 ` Maciej W. Rozycki
2015-01-20 9:49 ` Markos Chandras
2015-01-20 9:49 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 11/70] MIPS: asm: asmmacro: Add MIPS R6 support to the simple EI/DI variants Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 12/70] MIPS: asm: asmmacro: Replace add instructions with "addui" Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-19 15:59 ` Maciej W. Rozycki
2015-01-19 16:39 ` Markos Chandras
2015-01-19 16:39 ` Markos Chandras
2015-01-19 19:07 ` Maciej W. Rozycki
2015-01-19 19:25 ` Maciej W. Rozycki
2015-01-20 9:52 ` Markos Chandras
2015-01-20 9:52 ` Markos Chandras
2015-01-20 14:33 ` Matthew Fortune
2015-01-16 10:48 ` [PATCH RFC v2 13/70] MIPS: Use generic checksum functions for MIPS R6 Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 14/70] MIPS: asm: cpu: Add MIPSR6 ISA definitions Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 15/70] MIPS: asm: hazards: Add MIPSR6 definitions Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 16/70] MIPS: asm: irqflags: Add MIPS R6 related definitions Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 17/70] MIPS: asm: r4kcache: Add MIPS R6 cache unroll functions Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 18/70] MIPS: asm: spram: Add MIPS R6 related definitions Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-20 0:13 ` Maciej W. Rozycki
2015-01-21 12:16 ` Markos Chandras
2015-01-21 12:16 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 19/70] MIPS: Use the new "ZC" constraint for MIPS R6 Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-20 0:27 ` Maciej W. Rozycki
2015-01-20 9:11 ` Matthew Fortune
2015-01-20 9:35 ` Markos Chandras
2015-01-20 10:08 ` Matthew Fortune
2015-01-20 10:08 ` Matthew Fortune
2015-01-20 10:12 ` Markos Chandras
2015-01-20 14:37 ` Maciej W. Rozycki
2015-01-20 14:46 ` Maciej W. Rozycki
2015-01-21 9:06 ` Markos Chandras
2015-01-26 13:39 ` [PATCH] MIPS: asm: Rename GCC_OFF12_ASM to GCC_OFF_SMALL_ASM Markos Chandras
2015-01-26 13:39 ` Markos Chandras
2015-01-16 10:48 ` [PATCH RFC v2 20/70] MIPS: asm: cmpxchg: Update ISA constraints for MIPS R6 support Markos Chandras
2015-01-16 10:48 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 21/70] MIPS: asm: atomic: " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 22/70] MIPS: asm: bitops: " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 23/70] MIPS: asm: futex: Set the appropriate ISA level for MIPS R6 Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 24/70] MIPS: asm: spinlock: Replace sub instruction with addiu Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-20 1:04 ` Maciej W. Rozycki
2015-01-20 11:29 ` Markos Chandras
2015-01-20 11:29 ` Markos Chandras
2015-01-20 11:47 ` Matthew Fortune
2015-02-10 16:17 ` Maciej W. Rozycki
2015-01-20 17:17 ` David Daney
2015-01-20 22:20 ` Ralf Baechle
2015-01-21 0:58 ` Maciej W. Rozycki
2015-01-16 10:49 ` [PATCH RFC v2 25/70] MIPS: asm: local: Set the appropriate ISA level for MIPS R6 Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 26/70] MIPS: kernel: cpu-bugs64: Do not check R6 cores for existing 64-bit bugs Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-20 1:07 ` Maciej W. Rozycki
2015-01-16 10:49 ` [PATCH RFC v2 27/70] MIPS: kernel: cevt-r4k: Add MIPS R6 to the c0_compare_interrupt handler Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-20 1:22 ` Maciej W. Rozycki
2015-01-20 9:14 ` James Hogan
2015-01-20 9:14 ` James Hogan
2015-01-20 14:33 ` Maciej W. Rozycki
2015-01-21 9:34 ` Markos Chandras
2015-01-21 9:34 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 28/70] MIPS: kernel: cpu-probe.c: Add support for MIPS R6 Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-20 23:32 ` Maciej W. Rozycki
2015-01-21 11:22 ` Markos Chandras
2015-01-21 11:22 ` Markos Chandras
2015-01-21 11:40 ` James Hogan
2015-01-21 11:40 ` James Hogan
2015-01-16 10:49 ` [PATCH RFC v2 29/70] MIPS: kernel: entry.S: Add MIPS R6 related definitions Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 30/70] MIPS: kernel: proc: Add MIPS R6 support to /proc/cpuinfo Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-20 23:42 ` Maciej W. Rozycki
2015-01-21 9:25 ` Markos Chandras
2015-01-21 9:25 ` Markos Chandras
2015-01-22 14:08 ` Maciej W. Rozycki
2015-01-22 14:43 ` Markos Chandras
2015-01-22 14:43 ` Markos Chandras
2015-01-22 15:03 ` Markos Chandras [this message]
2015-01-22 15:03 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 31/70] MIPS: kernel: traps: Add MIPS R6 related definitions Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-20 23:49 ` Maciej W. Rozycki
2015-01-16 10:49 ` [PATCH RFC v2 32/70] MIPS: kernel: r4k_switch: Add support for MIPS R6 Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 33/70] MIPS: kernel: r4k_fpu: " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 34/70] MIPS: kernel: genex: Set correct ISA level Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 35/70] MIPS: kernel: cps-vec: Replace addi with addiu Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-21 0:02 ` Maciej W. Rozycki
2015-01-16 10:49 ` [PATCH RFC v2 36/70] MIPS: kernel: unaligned: Add support for the MIPS R6 Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 37/70] MIPS: kernel: syscall: Set the appropriate ISA level for " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 38/70] MIPS: lib: memcpy: Add MIPS R6 support Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 39/70] MIPS: lib: memset: " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 40/70] MIPS: mm: page: " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-17 11:58 ` Sergei Shtylyov
2015-01-19 12:33 ` [PATCH RFC v3 " Markos Chandras
2015-01-19 12:33 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 41/70] MIPS: mm: tlbex: Use cpu_has_mips_r2_exec_hazard for the EHB instruction Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-02-23 22:03 ` David Daney
2015-02-23 22:07 ` David Daney
2015-02-24 0:33 ` Maciej W. Rozycki
2015-02-24 0:53 ` David Daney
2015-01-16 10:49 ` [PATCH RFC v2 42/70] MIPS: mm: c-r4k: Set the correct ISA level Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 43/70] MIPS: mm: scache: Add secondary cache support for MIPS R6 cores Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 44/70] MIPS: kernel: Prepare the JR instruction for emulation on MIPS R6 Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 45/70] MIPS: kernel: branch: Prevent BLTZL emulation for " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-21 1:59 ` Maciej W. Rozycki
2015-01-21 1:59 ` Maciej W. Rozycki
2015-01-21 10:43 ` Markos Chandras
2015-01-21 10:43 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 46/70] MIPS: kernel: branch: Prevent BGEZL " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-02-03 11:57 ` Maciej W. Rozycki
2015-01-16 10:49 ` [PATCH RFC v2 47/70] MIPS: kernel: branch: Prevent BLTZAL " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 48/70] MIPS: kernel: branch: Prevent BGEZAL " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 49/70] MIPS: kernel: branch: Prevent BEQL " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 50/70] MIPS: kernel: branch: Prevent BNEL " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 51/70] MIPS: kernel: branch: Prevent BLEZL " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 52/70] MIPS: kernel: branch: Prevent BGTZL " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 53/70] MIPS: Emulate the BC1{EQ,NE}Z FPU instructions Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 54/70] MIPS: Emulate the new MIPS R6 B{L,G}Ε{Z,}{AL,}C instructions Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 55/70] MIPS: Emulate the new MIPS R6 B{L,G}T{Z,}{AL,}C instructions Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 56/70] MIPS: Emulate the new MIPS R6 branch compact (BC) instruction Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 57/70] MIPS: Emulate the new MIPS R6 BOVC, BEQC and BEQZALC instructions Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-17 13:24 ` Sergei Shtylyov
2015-01-19 9:48 ` Markos Chandras
2015-01-19 9:48 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 58/70] MIPS: Emulate the new MIPS R6 BNVC, BNEC and BNEZLAC instructions Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 59/70] MIPS: Emulate the new MIPS R6 BALC instruction Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 60/70] MIPS: Emulate the new MIPS R6 BEQZC and JIC instructions Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 61/70] MIPS: Emulate the new MIPS R6 BNEZC and JIALC instructions Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 62/70] MIPS: Add LLB bit and related feature for the Config 5 CP0 register Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 63/70] MIPS: asm: mipsregs: Add support for the LLADDR register Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 64/70] MIPS: kernel: mips-r2-to-r6-emul: Add R2 emulator for MIPS R6 Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 65/70] MIPS: Make use of the ERETNC instruction on " Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 66/70] MIPS: Handle MIPS IV, V and R2 FPU instructions on MIPS R6 as well Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 67/70] MIPS: kernel: process: Do not allow FR=0 on MIPS R6 Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 11:54 ` Matthew Fortune
2015-01-16 15:33 ` Markos Chandras
2015-01-29 23:13 ` Paul Burton
2015-01-29 23:13 ` Paul Burton
2015-01-30 10:18 ` Markos Chandras
2015-01-30 10:18 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 68/70] MIPS: kernel: elf: Improve the overall ABI and FPU mode checks Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 12:28 ` Matthew Fortune
2015-01-19 9:29 ` Matthew Fortune
2015-01-19 12:17 ` Markos Chandras
2015-01-29 23:22 ` Paul Burton
2015-01-30 10:23 ` Markos Chandras
2015-02-03 12:41 ` Maciej W. Rozycki
2015-01-29 21:51 ` Matthew Fortune
2015-02-02 16:13 ` [PATCH v3] " Markos Chandras
2015-02-02 16:13 ` Markos Chandras
2015-02-24 13:17 ` Måns Rullgård
2015-02-24 13:17 ` Måns Rullgård
2015-02-24 13:52 ` Markos Chandras
2015-02-24 13:52 ` Markos Chandras
2015-02-24 14:06 ` Måns Rullgård
2015-02-24 14:06 ` Måns Rullgård
2015-02-24 14:26 ` Matthew Fortune
2015-02-26 8:59 ` Markos Chandras
2015-02-26 9:14 ` Måns Rullgård
2015-02-26 9:14 ` Måns Rullgård
2015-02-26 9:24 ` Markos Chandras
2015-02-26 9:31 ` Matthew Fortune
2015-02-26 9:44 ` Markos Chandras
2015-02-26 10:31 ` Måns Rullgård
2015-02-26 10:31 ` Måns Rullgård
2015-02-26 11:11 ` [PATCH] MIPS: asm: elf: Set O32 default FPU flags Markos Chandras
2015-02-26 11:11 ` Markos Chandras
2015-02-26 11:21 ` Måns Rullgård
2015-02-26 11:21 ` Måns Rullgård
2015-02-27 1:28 ` Aaro Koskinen
2015-02-27 1:46 ` Måns Rullgård
2015-04-07 16:36 ` Maciej W. Rozycki
2015-04-12 23:21 ` Aaro Koskinen
2015-04-20 11:55 ` Maciej W. Rozycki
2015-02-03 12:40 ` [PATCH RFC v2 68/70] MIPS: kernel: elf: Improve the overall ABI and FPU mode checks Maciej W. Rozycki
2015-01-16 10:49 ` [PATCH RFC v2 69/70] MIPS: Malta: Add support for building MIPS R6 kernel Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-01-16 10:49 ` [PATCH RFC v2 70/70] MIPS: Add Malta QEMU 32R6 defconfig Markos Chandras
2015-01-16 10:49 ` Markos Chandras
2015-02-12 23:12 ` [PATCH RFC v2 00/70] Add MIPS R6 support David Daney
2015-02-12 23:12 ` David Daney
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=54C1112F.1010707@imgtec.com \
--to=markos.chandras@imgtec.com \
--cc=linux-mips@linux-mips.org \
--cc=macro@linux-mips.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox