From: sashiko-bot@kernel.org
To: "Zhanpeng Zhang" <zhangzhanpeng.jasper@bytedance.com>
Cc: linux-perf-users@vger.kernel.org
Subject: Re: [PATCH v10 RESEND 7/9] perf: RISC-V: add support for SSE event
Date: Mon, 21 Sep 2026 11:33:44 +0000 [thread overview]
Message-ID: <20260921113345.21A831F000FF@smtp.kernel.org> (raw)
In-Reply-To: <4f7828b3e30407de9df205264bb94edc767d318c.1789974241.git.zhangzhanpeng.jasper@bytedance.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Low] perf/riscv: flawed IRQ teardown logic on probe error when using SSE
--
commit 032c8cbfa5a61964759ab79256536a060b79e8f8
Author: Clément Léger <cleger@rivosinc.com>
perf: RISC-V: add support for SSE event
This commit registers a handler for the local PMU overflow SSE event so
that RISC-V perf can receive overflows when normal S-mode interrupts are
masked. It sets up the delivery mechanism once during PMU probe and
handles SSE delivery state transitions during CPU power management.
> diff --git a/drivers/perf/riscv_pmu_sbi.c b/drivers/perf/riscv_pmu_sbi.c
> --- a/drivers/perf/riscv_pmu_sbi.c
> +++ b/drivers/perf/riscv_pmu_sbi.c
> @@ -1844,6 +1844,7 @@ static int pmu_sbi_device_probe(struct platform_device *pdev)
> ret = pmu_sbi_setup_irqs(pmu, pdev);
> if (ret < 0) {
> pr_info("Perf sampling/filtering is not supported as sscof extension is not available\n");
> pmu->pmu.capabilities |= PERF_PMU_CAP_NO_INTERRUPT;
> pmu->pmu.capabilities |= PERF_PMU_CAP_NO_EXCLUDE;
> }
> irq_requested = (ret == 0);
[Severity: Low]
When pmu_sbi_setup_irqs() successfully configures SSE delivery, it returns 0
without mapping an IRQ. Does this mistakenly set irq_requested to true,
treating general delivery setup success as an IRQ allocation? Should this
condition check riscv_pmu_use_irq instead?
>
> +#ifdef CONFIG_RISCV_PMU_SBI_SSE
> + if (pmu->sse_active) {
> + pmu->pmu.pmu_enable = pmu_sbi_sse_enable;
> + pmu->pmu.pmu_disable = pmu_sbi_sse_disable;
> + }
> +#endif
[ ... ]
> @@ -1885,8 +1895,8 @@ out_unregister:
> perf_pmu_unregister(&pmu->pmu);
>
> out_destroy:
> riscv_pmu_destroy(pmu);
> if (irq_requested) {
> free_percpu_irq(riscv_pmu_irq, pmu->hw_events);
> irq_dispose_mapping(riscv_pmu_irq);
> riscv_pmu_irq = 0;
> }
[Severity: Low]
If pmu_sbi_device_probe() fails later (such as in perf_pmu_register()) after
SSE delivery is configured, irq_requested will evaluate to true here.
Does this inadvertently cause the cleanup path to attempt to free and dispose
of an unallocated IRQ (with riscv_pmu_irq == 0)?
Although the IRQ subsystem safely mitigates this since irq_dispose_mapping(0)
ignores virq == 0 and free_percpu_irq(0) safely returns early, could this
flawed logic be corrected by verifying riscv_pmu_use_irq instead of the
ret == 0 success flag?
--
Sashiko AI review · https://sashiko.dev/#/patchset/cover.1789974241.git.zhangzhanpeng.jasper@bytedance.com?part=7
next prev parent reply other threads:[~2026-09-21 11:33 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-21 11:14 [PATCH v10 RESEND 0/9] riscv: add SBI Supervisor Software Events support Zhanpeng Zhang
2026-09-21 11:14 ` [PATCH v10 RESEND 1/9] riscv: add SBI SSE extension definitions Zhanpeng Zhang
2026-09-21 11:23 ` sashiko-bot
2026-09-21 11:14 ` [PATCH v10 RESEND 2/9] riscv: add support for SBI Supervisor Software Events extension Zhanpeng Zhang
2026-09-21 11:31 ` sashiko-bot
2026-09-21 11:15 ` [PATCH v10 RESEND 3/9] riscv: sse: mask events during shutdown and kexec Zhanpeng Zhang
2026-09-21 11:30 ` sashiko-bot
2026-09-21 11:15 ` [PATCH v10 RESEND 4/9] drivers: firmware: add riscv SSE support Zhanpeng Zhang
2026-09-21 11:34 ` sashiko-bot
2026-09-21 11:15 ` [PATCH v10 RESEND 5/9] riscv: mm: avoid enabling interrupts for nofault page faults Zhanpeng Zhang
2026-09-21 11:28 ` sashiko-bot
2026-09-21 11:15 ` [PATCH v10 RESEND 6/9] perf: RISC-V: support callchains with SSE delivery Zhanpeng Zhang
2026-09-21 11:36 ` sashiko-bot
2026-09-21 11:15 ` [PATCH v10 RESEND 7/9] perf: RISC-V: add support for SSE event Zhanpeng Zhang
2026-09-21 11:33 ` sashiko-bot [this message]
2026-10-02 12:31 ` Conor Dooley
2026-09-21 11:15 ` [PATCH v10 RESEND 8/9] selftests/riscv: add SSE test module Zhanpeng Zhang
2026-09-21 11:32 ` sashiko-bot
2026-09-21 11:15 ` [PATCH v10 RESEND 9/9] selftests/riscv: add perf user-stack SSE copy regression test Zhanpeng Zhang
2026-09-21 11:25 ` sashiko-bot
2026-09-23 4:17 ` [PATCH v10 RESEND 0/9] riscv: add SBI Supervisor Software Events support Himanshu Chauhan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260921113345.21A831F000FF@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=linux-perf-users@vger.kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
--cc=zhangzhanpeng.jasper@bytedance.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox