From: <Conor.Dooley@microchip.com>
To: <u.kleine-koenig@pengutronix.de>
Cc: <lkp@intel.com>, <thierry.reding@gmail.com>,
<lee.jones@linaro.org>, <kbuild-all@lists.01.org>,
<Daire.McNamara@microchip.com>, <linux-kernel@vger.kernel.org>,
<linux-pwm@vger.kernel.org>, <linux-riscv@lists.infradead.org>
Subject: Re: [PATCH v2 1/2] pwm: add microchip soft ip corePWM driver
Date: Tue, 14 Jun 2022 12:16:48 +0000 [thread overview]
Message-ID: <d0214a9b-a810-963a-3a37-a222f59b5551@microchip.com> (raw)
In-Reply-To: <20220614121312.hfotzvx76i4fda6e@pengutronix.de>
On 14/06/2022 13:13, Uwe Kleine-König wrote:
> On Tue, Jun 14, 2022 at 10:34:00AM +0000, Conor.Dooley@microchip.com wrote:
>>> xtensa-linux-ld: drivers/pwm/pwm-microchip-core.o: in function `mchp_core_pwm_enable.isra.0':
>>>>> pwm-microchip-core.c:(.text+0x380): undefined reference to `__udivdi3'
>>> xtensa-linux-ld: drivers/pwm/pwm-microchip-core.o: in function `mchp_core_pwm_apply':
>>> pwm-microchip-core.c:(.text+0x586): undefined reference to `__udivdi3'
>>
>> I assume this is me using functions that are only defined for 64 bit...
>
> This is usually a division with variables > int.
Aye, which I now have - hence the div64_u64().
Thanks, I'll go digging for a fix :)
Conor.
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2022-06-14 12:18 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-06-13 11:17 [PATCH v2 0/2] Add support for Microchip's pwm fpga core Conor Dooley
2022-06-13 11:17 ` [PATCH v2 1/2] pwm: add microchip soft ip corePWM driver Conor Dooley
2022-06-14 10:25 ` kernel test robot
2022-06-14 10:34 ` Conor.Dooley
2022-06-14 12:13 ` Uwe Kleine-König
2022-06-14 12:16 ` Conor.Dooley [this message]
2022-06-14 12:34 ` Uwe Kleine-König
2022-06-14 12:38 ` Conor.Dooley
2022-06-15 19:14 ` kernel test robot
2022-06-15 19:20 ` Conor.Dooley
2022-06-13 11:18 ` [PATCH v2 2/2] MAINTAINERS: add pwm to PolarFire SoC entry Conor Dooley
2022-06-13 11:56 ` [PATCH v2 0/2] Add support for Microchip's pwm fpga core Conor.Dooley
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=d0214a9b-a810-963a-3a37-a222f59b5551@microchip.com \
--to=conor.dooley@microchip.com \
--cc=Daire.McNamara@microchip.com \
--cc=kbuild-all@lists.01.org \
--cc=lee.jones@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pwm@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=lkp@intel.com \
--cc=thierry.reding@gmail.com \
--cc=u.kleine-koenig@pengutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox