From: Gyorgy Sarvari <skandigraun@gmail.com>
To: mark.hatle@kernel.crashing.org, openembedded-core@lists.openembedded.org
Subject: Re: [OE-core] [PATCH v2 0/7] ISA based RISC-V tune implementation
Date: Wed, 18 Jun 2025 21:29:53 +0200 [thread overview]
Message-ID: <b13dfcb3-db22-40ad-a07f-139df14fe0e9@gmail.com> (raw)
In-Reply-To: <1750203584-32065-1-git-send-email-mark.hatle@kernel.crashing.org>
On 6/18/25 01:39, Mark Hatle via lists.openembedded.org wrote:
> v2:
>
> - Note: the linux-yocto change still needs further rework (noted in commit)
> (if everything else is merged, it will still work fine)
>
> - Change the TUNE_FEATURES check to kernel.bbclass per review comments
>
> - Add 7/7 patch for RUST configuration.
>
Just to update my previous note: I managed to build my image on
qemuriscv64 with this series, and it ran fine when I booted into it and
executed my application.
next prev parent reply other threads:[~2025-06-18 19:29 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-06-17 23:39 [PATCH v2 0/7] ISA based RISC-V tune implementation Mark Hatle
2025-06-17 23:39 ` [PATCH v2 1/7] riscv tunes: ISA Implementation of RISC-V tune features Mark Hatle
2025-06-18 4:00 ` [OE-core] " Alistair Francis
2025-06-18 14:12 ` Mark Hatle
[not found] ` <184A2891E949D242.11882@lists.openembedded.org>
2025-06-18 16:50 ` Mark Hatle
2025-06-17 23:39 ` [PATCH v2 2/7] linux-yocto: Enable risc-v TUNE_FEATURES ISA selections ** DO NOT MERGE ** Mark Hatle
2025-06-17 23:39 ` [PATCH v2 3/7] u-boot: Dynamic RISC-V ISA configuration Mark Hatle
2025-06-17 23:39 ` [PATCH v2 4/7] qemuriscv: Dynamically configure qemu CPU Mark Hatle
2025-06-17 23:39 ` [PATCH v2 5/7] features_check.bbclass: Add support for required TUNE_FEATURES Mark Hatle
2025-06-17 23:39 ` [PATCH v2 6/7] kernel.bbclass: State riscv required tune_features for Linux Mark Hatle
2025-06-17 23:39 ` [PATCH v2 7/7] rust-target-config.bbclass: Update for new riscv TUNE_FEATURES Mark Hatle
2026-01-14 10:16 ` [OE-core] " Alexander Kanavin
2026-01-14 10:33 ` Richard Purdie
2026-01-14 10:50 ` Alexander Kanavin
2026-01-14 10:57 ` Richard Purdie
2025-06-18 19:29 ` Gyorgy Sarvari [this message]
[not found] <1849F8E3D5C2FC6B.11779@lists.openembedded.org>
2025-06-18 0:20 ` [OE-core] [PATCH v2 0/7] ISA based RISC-V tune implementation Mark Hatle
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b13dfcb3-db22-40ad-a07f-139df14fe0e9@gmail.com \
--to=skandigraun@gmail.com \
--cc=mark.hatle@kernel.crashing.org \
--cc=openembedded-core@lists.openembedded.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox