All of lore.kernel.org
 help / color / mirror / Atom feed
From: Thierry Reding <thierry.reding@gmail.com>
To: Manikanta Maddireddy <mmaddireddy@nvidia.com>
Cc: bhelgaas@google.com, jonathanh@nvidia.com, vidyas@nvidia.com,
	mperttunen@nvidia.com, linux-tegra@vger.kernel.org,
	linux-pci@vger.kernel.org, kthota@nvidia.com
Subject: Re: [PATCH V3 06/12] PCI: tegra: Enable opportunistic update FC and ACK
Date: Thu, 14 Dec 2017 16:30:22 +0100	[thread overview]
Message-ID: <20171214153022.GG13733@ulmo> (raw)
In-Reply-To: <1509371843-22931-7-git-send-email-mmaddireddy@nvidia.com>

[-- Attachment #1: Type: text/plain, Size: 1378 bytes --]

On Mon, Oct 30, 2017 at 07:27:17PM +0530, Manikanta Maddireddy wrote:
> This patch ensures that DL sends pending ACKs and update FC packets when
> link is idle instead of waiting for timers to expire which improves PCIe
> bandwidth.
> 
> Signed-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>
> ---
> V3:
> * no change in this patch
> V2:
> * no change in this patch
> 
>  drivers/pci/host/pci-tegra.c | 15 ++++++++++++++-
>  1 file changed, 14 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/pci/host/pci-tegra.c b/drivers/pci/host/pci-tegra.c
> index c862facfd6e9..4562b0c113a8 100644
> --- a/drivers/pci/host/pci-tegra.c
> +++ b/drivers/pci/host/pci-tegra.c
> @@ -211,7 +211,9 @@
>  #define  RP_ECTL_6_R2_RX_EQ_CTRL_H_1C_MASK	0xffffffff
>  
>  #define RP_VEND_XP	0x00000f00
> -#define  RP_VEND_XP_DL_UP	(1 << 30)
> +#define  RP_VEND_XP_DL_UP			(1 << 30)
> +#define  RP_VEND_XP_OPPORTUNISTIC_ACK		(1 << 27)
> +#define  RP_VEND_XP_OPPORTUNISTIC_UPDATEFC	(1 << 28)
>  
>  #define RP_VEND_CTL1	0xf48
>  #define  RP_VEND_CTL1_ERPT	(1 << 13)
> @@ -2149,6 +2151,16 @@ static void tegra_pcie_enable_rp_features(struct tegra_pcie_port *port)
>  	writel(value, port->base + RP_VEND_CTL1);
>  }
>  
> +static void tegra_pcie_apply_sw_fixup(struct tegra_pcie_port *port)

Why not make the name reflect what the function does?

Thierry

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

WARNING: multiple messages have this Message-ID (diff)
From: Thierry Reding <thierry.reding-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
To: Manikanta Maddireddy
	<mmaddireddy-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
Cc: bhelgaas-hpIqsD4AKlfQT0dZR+AlfA@public.gmane.org,
	jonathanh-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
	vidyas-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
	mperttunen-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org,
	linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
	linux-pci-u79uwXL29TY76Z2rM5mHXA@public.gmane.org,
	kthota-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org
Subject: Re: [PATCH V3 06/12] PCI: tegra: Enable opportunistic update FC and ACK
Date: Thu, 14 Dec 2017 16:30:22 +0100	[thread overview]
Message-ID: <20171214153022.GG13733@ulmo> (raw)
In-Reply-To: <1509371843-22931-7-git-send-email-mmaddireddy-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>

[-- Attachment #1: Type: text/plain, Size: 1407 bytes --]

On Mon, Oct 30, 2017 at 07:27:17PM +0530, Manikanta Maddireddy wrote:
> This patch ensures that DL sends pending ACKs and update FC packets when
> link is idle instead of waiting for timers to expire which improves PCIe
> bandwidth.
> 
> Signed-off-by: Manikanta Maddireddy <mmaddireddy-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
> ---
> V3:
> * no change in this patch
> V2:
> * no change in this patch
> 
>  drivers/pci/host/pci-tegra.c | 15 ++++++++++++++-
>  1 file changed, 14 insertions(+), 1 deletion(-)
> 
> diff --git a/drivers/pci/host/pci-tegra.c b/drivers/pci/host/pci-tegra.c
> index c862facfd6e9..4562b0c113a8 100644
> --- a/drivers/pci/host/pci-tegra.c
> +++ b/drivers/pci/host/pci-tegra.c
> @@ -211,7 +211,9 @@
>  #define  RP_ECTL_6_R2_RX_EQ_CTRL_H_1C_MASK	0xffffffff
>  
>  #define RP_VEND_XP	0x00000f00
> -#define  RP_VEND_XP_DL_UP	(1 << 30)
> +#define  RP_VEND_XP_DL_UP			(1 << 30)
> +#define  RP_VEND_XP_OPPORTUNISTIC_ACK		(1 << 27)
> +#define  RP_VEND_XP_OPPORTUNISTIC_UPDATEFC	(1 << 28)
>  
>  #define RP_VEND_CTL1	0xf48
>  #define  RP_VEND_CTL1_ERPT	(1 << 13)
> @@ -2149,6 +2151,16 @@ static void tegra_pcie_enable_rp_features(struct tegra_pcie_port *port)
>  	writel(value, port->base + RP_VEND_CTL1);
>  }
>  
> +static void tegra_pcie_apply_sw_fixup(struct tegra_pcie_port *port)

Why not make the name reflect what the function does?

Thierry

[-- Attachment #2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

  reply	other threads:[~2017-12-14 15:30 UTC|newest]

Thread overview: 89+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2017-10-30 13:57 [PATCH V3 00/12] Enable Tegra root port features and apply SW fixups Manikanta Maddireddy
2017-10-30 13:57 ` Manikanta Maddireddy
2017-10-30 13:57 ` [PATCH V3 01/12] PCI: tegra: Start LTSSM after programming root port Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-12 11:32   ` Lorenzo Pieralisi
2017-12-12 11:32     ` Lorenzo Pieralisi
2017-12-13 11:50     ` Manikanta Maddireddy
2017-12-13 11:50       ` Manikanta Maddireddy
2017-12-13 14:08       ` Lorenzo Pieralisi
2017-12-13 14:08         ` Lorenzo Pieralisi
2017-12-13 16:32         ` Manikanta Maddireddy
2017-12-13 16:32           ` Manikanta Maddireddy
2017-12-13 18:34           ` Lorenzo Pieralisi
2017-12-13 18:34             ` Lorenzo Pieralisi
2017-12-13 19:27             ` Manikanta Maddireddy
2017-12-13 19:27               ` Manikanta Maddireddy
2017-12-14  9:57               ` Lorenzo Pieralisi
2017-12-14  9:57                 ` Lorenzo Pieralisi
2018-03-07 12:00                 ` Lorenzo Pieralisi
2018-03-07 17:10                   ` Manikanta Maddireddy
2017-10-30 13:57 ` [PATCH V3 02/12] PCI: tegra: Move REFCLK pad settings out of phy_power_on() Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-12 11:45   ` Lorenzo Pieralisi
2017-12-12 11:45     ` Lorenzo Pieralisi
2017-12-13 12:02     ` Manikanta Maddireddy
2017-12-13 12:02       ` Manikanta Maddireddy
2017-12-13 14:23       ` Lorenzo Pieralisi
2017-12-13  1:16         ` Mikko Perttunen
2017-12-13  1:16           ` Mikko Perttunen
2017-12-14 15:14   ` Thierry Reding
2017-12-19 12:40     ` Lorenzo Pieralisi
2017-12-19 12:40       ` Lorenzo Pieralisi
2017-10-30 13:57 ` [PATCH V3 03/12] PCI: tegra: Retrain link for Gen2 speed Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-12 14:32   ` Lorenzo Pieralisi
2017-12-12 14:32     ` Lorenzo Pieralisi
2017-12-13 17:54     ` Manikanta Maddireddy
2017-12-13 17:54       ` Manikanta Maddireddy
2017-12-13 18:51       ` Lorenzo Pieralisi
2017-12-13 18:51         ` Lorenzo Pieralisi
2017-12-13 19:10       ` Bjorn Helgaas
2017-12-13 19:10         ` Bjorn Helgaas
2017-12-21 19:48     ` Ley Foon Tan
2017-12-21 19:48       ` Ley Foon Tan
2017-10-30 13:57 ` [PATCH V3 04/12] PCI: tegra: Advertise PCIe Advanced Error Reporting (AER) capability Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-14 15:29   ` Thierry Reding
2017-12-14 15:29     ` Thierry Reding
2017-10-30 13:57 ` [PATCH V3 05/12] PCI: tegra: Program UPHY electrical settings in Tegra210 Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-14 15:28   ` Thierry Reding
2017-12-14 15:28     ` Thierry Reding
2017-10-30 13:57 ` [PATCH V3 06/12] PCI: tegra: Enable opportunistic update FC and ACK Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-14 15:30   ` Thierry Reding [this message]
2017-12-14 15:30     ` Thierry Reding
2017-10-30 13:57 ` [PATCH V3 07/12] PCI: tegra: Disable AFI dynamic clock gating Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-14 15:32   ` Thierry Reding
2017-12-14 15:32     ` Thierry Reding
2017-10-30 13:57 ` [PATCH V3 08/12] PCI: tegra: Wait for DLLP to finish before entering L1 or L2 Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-14 15:34   ` Thierry Reding
2017-12-14 15:34     ` Thierry Reding
2017-10-30 13:57 ` [PATCH V3 09/12] PCI: tegra: Enable PCIe xclk clock clamping Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-14 15:58   ` Thierry Reding
2017-12-14 15:58     ` Thierry Reding
2017-10-30 13:57 ` [PATCH V3 10/12] PCI: tegra: Add SW fixup for RAW violations Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-14 16:00   ` Thierry Reding
2017-12-14 16:00     ` Thierry Reding
2017-10-30 13:57 ` [PATCH V3 11/12] PCI: tegra: Increase the deskew retry time Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-14 16:02   ` Thierry Reding
2017-10-30 13:57 ` [PATCH V3 12/12] PCI: tegra: Update flow control threshold in Tegra210 Manikanta Maddireddy
2017-10-30 13:57   ` Manikanta Maddireddy
2017-12-12 17:43   ` Lorenzo Pieralisi
2017-12-12 17:43     ` Lorenzo Pieralisi
2017-12-14 16:13     ` Thierry Reding
2017-12-14 16:13       ` Thierry Reding
2017-12-14 16:14   ` Thierry Reding
2017-12-14 16:14     ` Thierry Reding
2017-11-25 19:59 ` [PATCH V3 00/12] Enable Tegra root port features and apply SW fixups Manikanta Maddireddy
2017-11-25 19:59   ` Manikanta Maddireddy
2017-11-27 18:09   ` Lorenzo Pieralisi
2017-11-27 18:09     ` Lorenzo Pieralisi
2017-11-27 18:27     ` Manikanta Maddireddy
2017-11-27 18:27       ` Manikanta Maddireddy

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20171214153022.GG13733@ulmo \
    --to=thierry.reding@gmail.com \
    --cc=bhelgaas@google.com \
    --cc=jonathanh@nvidia.com \
    --cc=kthota@nvidia.com \
    --cc=linux-pci@vger.kernel.org \
    --cc=linux-tegra@vger.kernel.org \
    --cc=mmaddireddy@nvidia.com \
    --cc=mperttunen@nvidia.com \
    --cc=vidyas@nvidia.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.