From: Simon Horman <horms@kernel.org>
To: Karol Kolacinski <karol.kolacinski@intel.com>
Cc: netdev@vger.kernel.org, anthony.l.nguyen@intel.com,
Arkadiusz Kubalewski <arkadiusz.kubalewski@intel.com>,
intel-wired-lan@lists.osuosl.org, przemyslaw.kitszel@intel.com
Subject: Re: [Intel-wired-lan] [PATCH iwl-next 2/7] ice: Add SDPs support for E825C
Date: Mon, 1 Jul 2024 14:25:05 +0100 [thread overview]
Message-ID: <20240701132505.GZ17134@kernel.org> (raw)
In-Reply-To: <20240627151127.284884-11-karol.kolacinski@intel.com>
On Thu, Jun 27, 2024 at 05:09:26PM +0200, Karol Kolacinski wrote:
> Add support of PTP SDPs (Software Definable Pins) for E825C products.
>
> Reviewed-by: Arkadiusz Kubalewski <arkadiusz.kubalewski@intel.com>
> Signed-off-by: Karol Kolacinski <karol.kolacinski@intel.com>
...
> @@ -2623,9 +2633,13 @@ static void ice_ptp_set_funcs_e82x(struct ice_pf *pf)
> pf->ptp.info.getcrosststamp = ice_ptp_getcrosststamp_e82x;
>
> #endif /* CONFIG_ICE_HWTS */
> - pf->ptp.info.enable = ice_ptp_gpio_enable;
> - pf->ptp.info.verify = ice_verify_pin;
> - pf->ptp.ice_pin_desc = ice_pin_desc_e82x;
> + if (ice_is_e825c(&pf->hw)) {
> + pf->ptp.ice_pin_desc = ice_pin_desc_e825c;
> + pf->ptp.info.n_pins = ICE_PIN_DESC_ARR_LEN(ice_pin_desc_e825c);
> + } else {
> + pf->ptp.ice_pin_desc = ice_pin_desc_e82x;
> + pf->ptp.info.n_pins = ICE_PIN_DESC_ARR_LEN(ice_pin_desc_e82x);
> + }
> pf->ptp.info.n_pins = ICE_PIN_DESC_ARR_LEN(ice_pin_desc_e82x);
Hi Karol,
Maybe I'm reading it wrong, but should the line immediately
above be remove to avoid overwriting the value for pf->ptp.info.n_pins
set in the new if/else condition above?
> ice_ptp_setup_pin_cfg(pf);
> }
> @@ -2673,6 +2687,8 @@ static void ice_ptp_set_caps(struct ice_pf *pf)
> info->settime64 = ice_ptp_settime64;
> info->n_per_out = GLTSYN_TGT_H_IDX_MAX;
> info->n_ext_ts = GLTSYN_EVNT_H_IDX_MAX;
> + info->enable = ice_ptp_gpio_enable;
> + info->verify = ice_verify_pin;
>
> if (ice_is_e810(&pf->hw))
> ice_ptp_set_funcs_e810(pf, info);
Moving these assignments seems unnecessary, but ok.
WARNING: multiple messages have this Message-ID (diff)
From: Simon Horman <horms@kernel.org>
To: Karol Kolacinski <karol.kolacinski@intel.com>
Cc: intel-wired-lan@lists.osuosl.org, netdev@vger.kernel.org,
anthony.l.nguyen@intel.com, przemyslaw.kitszel@intel.com,
Arkadiusz Kubalewski <arkadiusz.kubalewski@intel.com>
Subject: Re: [PATCH iwl-next 2/7] ice: Add SDPs support for E825C
Date: Mon, 1 Jul 2024 14:25:05 +0100 [thread overview]
Message-ID: <20240701132505.GZ17134@kernel.org> (raw)
In-Reply-To: <20240627151127.284884-11-karol.kolacinski@intel.com>
On Thu, Jun 27, 2024 at 05:09:26PM +0200, Karol Kolacinski wrote:
> Add support of PTP SDPs (Software Definable Pins) for E825C products.
>
> Reviewed-by: Arkadiusz Kubalewski <arkadiusz.kubalewski@intel.com>
> Signed-off-by: Karol Kolacinski <karol.kolacinski@intel.com>
...
> @@ -2623,9 +2633,13 @@ static void ice_ptp_set_funcs_e82x(struct ice_pf *pf)
> pf->ptp.info.getcrosststamp = ice_ptp_getcrosststamp_e82x;
>
> #endif /* CONFIG_ICE_HWTS */
> - pf->ptp.info.enable = ice_ptp_gpio_enable;
> - pf->ptp.info.verify = ice_verify_pin;
> - pf->ptp.ice_pin_desc = ice_pin_desc_e82x;
> + if (ice_is_e825c(&pf->hw)) {
> + pf->ptp.ice_pin_desc = ice_pin_desc_e825c;
> + pf->ptp.info.n_pins = ICE_PIN_DESC_ARR_LEN(ice_pin_desc_e825c);
> + } else {
> + pf->ptp.ice_pin_desc = ice_pin_desc_e82x;
> + pf->ptp.info.n_pins = ICE_PIN_DESC_ARR_LEN(ice_pin_desc_e82x);
> + }
> pf->ptp.info.n_pins = ICE_PIN_DESC_ARR_LEN(ice_pin_desc_e82x);
Hi Karol,
Maybe I'm reading it wrong, but should the line immediately
above be remove to avoid overwriting the value for pf->ptp.info.n_pins
set in the new if/else condition above?
> ice_ptp_setup_pin_cfg(pf);
> }
> @@ -2673,6 +2687,8 @@ static void ice_ptp_set_caps(struct ice_pf *pf)
> info->settime64 = ice_ptp_settime64;
> info->n_per_out = GLTSYN_TGT_H_IDX_MAX;
> info->n_ext_ts = GLTSYN_EVNT_H_IDX_MAX;
> + info->enable = ice_ptp_gpio_enable;
> + info->verify = ice_verify_pin;
>
> if (ice_is_e810(&pf->hw))
> ice_ptp_set_funcs_e810(pf, info);
Moving these assignments seems unnecessary, but ok.
next prev parent reply other threads:[~2024-07-01 13:25 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-06-27 15:09 [Intel-wired-lan] [PATCH iwl-next 0/7] ice: Cleanup and refactor PTP pin handling Karol Kolacinski
2024-06-27 15:09 ` Karol Kolacinski
2024-06-27 15:09 ` [Intel-wired-lan] [PATCH iwl-next 1/7] ice: Implement ice_ptp_pin_desc Karol Kolacinski
2024-06-27 15:09 ` Karol Kolacinski
2024-07-01 13:23 ` [Intel-wired-lan] " Simon Horman
2024-07-01 13:23 ` Simon Horman
2024-06-27 15:09 ` [Intel-wired-lan] [PATCH iwl-next 2/7] ice: Add SDPs support for E825C Karol Kolacinski
2024-06-27 15:09 ` Karol Kolacinski
2024-07-01 13:25 ` Simon Horman [this message]
2024-07-01 13:25 ` Simon Horman
2024-06-27 15:09 ` [Intel-wired-lan] [PATCH iwl-next 3/7] ice: Align E810T GPIO to other products Karol Kolacinski
2024-06-27 15:09 ` Karol Kolacinski
2024-07-01 13:25 ` [Intel-wired-lan] " Simon Horman
2024-07-01 13:25 ` Simon Horman
2024-06-27 15:09 ` [Intel-wired-lan] [PATCH iwl-next 4/7] ice: Cache perout/extts requests and check flags Karol Kolacinski
2024-06-27 15:09 ` Karol Kolacinski
2024-07-01 13:26 ` [Intel-wired-lan] " Simon Horman
2024-07-01 13:26 ` Simon Horman
2024-06-27 15:09 ` [Intel-wired-lan] [PATCH iwl-next 5/7] ice: Disable shared pin on E810 on setfunc Karol Kolacinski
2024-06-27 15:09 ` Karol Kolacinski
2024-07-01 13:27 ` [Intel-wired-lan] " Simon Horman
2024-07-01 13:27 ` Simon Horman
2024-06-27 15:09 ` [Intel-wired-lan] [PATCH iwl-next 6/7] ice: Read SDP section from NVM for pin definitions Karol Kolacinski
2024-06-27 15:09 ` Karol Kolacinski
2024-06-27 15:09 ` [Intel-wired-lan] [PATCH iwl-next 7/7] ice: Enable 1PPS out from CGU for E825C products Karol Kolacinski
2024-06-27 15:09 ` Karol Kolacinski
2024-06-27 15:37 ` [Intel-wired-lan] " Paul Menzel
2024-06-27 15:37 ` Paul Menzel
2024-07-01 13:49 ` Kolacinski, Karol
2024-07-01 13:49 ` Kolacinski, Karol
2024-07-01 13:27 ` Simon Horman
2024-07-01 13:27 ` Simon Horman
2024-07-01 15:08 ` [Intel-wired-lan] " Przemek Kitszel
2024-07-01 15:08 ` Przemek Kitszel
2024-07-02 10:56 ` [Intel-wired-lan] " Simon Horman
2024-07-02 10:56 ` Simon Horman
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240701132505.GZ17134@kernel.org \
--to=horms@kernel.org \
--cc=anthony.l.nguyen@intel.com \
--cc=arkadiusz.kubalewski@intel.com \
--cc=intel-wired-lan@lists.osuosl.org \
--cc=karol.kolacinski@intel.com \
--cc=netdev@vger.kernel.org \
--cc=przemyslaw.kitszel@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.