From: Timur Tabi <timur@codeaurora.org>
To: Andre Przywara <andre.przywara@arm.com>, Jun Nie <jun.nie@linaro.org>
Cc: "linux@arm.linux.org.uk" <linux@arm.linux.org.uk>,
"peter@hurleysoftware.com" <peter@hurleysoftware.com>,
"jason.liu@linaro.org" <jason.liu@linaro.org>,
"gregkh@linuxfoundation.org" <gregkh@linuxfoundation.org>,
Andrew Jackson <Andrew.Jackson@arm.com>,
"linux-serial@vger.kernel.org" <linux-serial@vger.kernel.org>,
"shawn.guo@linaro.org" <shawn.guo@linaro.org>,
"wan.zhijun@zte.com.cn" <wan.zhijun@zte.com.cn>,
"linux-arm-kernel@lists.infradead.org"
<linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH v13 5/5] uart: pl011: Add support to ZTE ZX296702 uart
Date: Mon, 26 Oct 2015 09:47:30 -0500 [thread overview]
Message-ID: <562E3D02.2040108@codeaurora.org> (raw)
In-Reply-To: <562E3BCF.7010000@arm.com>
Andre Przywara wrote:
> I meant that if some hardware does not work with an upstream kernel, I'd
> expect some kind of failure report or a patch on the public mailing
> list. I may have missed it, but I couldn't find anything on the list so far.
We have an internal patch that I'm trying to upstream, but I need the
amba-pl011 driver to stabilize first.
> As mentioned earlier, I didn't want to change code without good reasons,
> that's why I was waiting for people to scream.
>
> So I just take this as a scream, then;-)
>
> Can you elaborate on that? Is your UART a PL011 one (using the arm,pl011
> DT binding or AMBA ID registers) or are you using the SBSA subset only?
> Is there some means to identify this particular UART?
We use ACPI bindings. It's our ARM64 server-class SOC. We use the ACPI
subtype 13 to identify it.
>> >Yes, but I think it changes a lot of things unnecessarily, like the
>> >register names.
> Which is unfortunate, but cannot be changed anymore. And as much as I
> dislike this myself, I guess we cannot ignore this hardware just because
> it doesn't go easily with our driver code. So instead of having just
> another driver which is strikingly similar, I'd rather have this in the
> one-and-only PL011 driver which is much less subject to bit-rot.
I guess we'll have to agree to disagree. I'd rather have the other
driver subjected to bit rot. I don't understand why Jun's obscure
hardware is so great that it needs to complicate things for all the
other ARM vendors.
> So my idea here was to split Jun's series into introducing the
> readl/writel wrappers first, and adding the register address mangling on
> top of that. Given that those changed register addresses seem to be a
> mishap to me, we could just get away with a ZTE specific translate
> function, which takes a PL011 register number and returns the actual
> register offset to use. That isn't very generic, but would hide this
> ugliness without spoiling the whole driver.
I'll have to see the code to form an opinion.
> So both you and me could benefit from the wrapper functions already,
> while Jun has some patches less to care about.
Then I suggest that we focus on the wrapper functions now, and then let
Jun add support for his stuff later.
--
Sent by an employee of the Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the
Code Aurora Forum, hosted by The Linux Foundation.
WARNING: multiple messages have this Message-ID (diff)
From: timur@codeaurora.org (Timur Tabi)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v13 5/5] uart: pl011: Add support to ZTE ZX296702 uart
Date: Mon, 26 Oct 2015 09:47:30 -0500 [thread overview]
Message-ID: <562E3D02.2040108@codeaurora.org> (raw)
In-Reply-To: <562E3BCF.7010000@arm.com>
Andre Przywara wrote:
> I meant that if some hardware does not work with an upstream kernel, I'd
> expect some kind of failure report or a patch on the public mailing
> list. I may have missed it, but I couldn't find anything on the list so far.
We have an internal patch that I'm trying to upstream, but I need the
amba-pl011 driver to stabilize first.
> As mentioned earlier, I didn't want to change code without good reasons,
> that's why I was waiting for people to scream.
>
> So I just take this as a scream, then;-)
>
> Can you elaborate on that? Is your UART a PL011 one (using the arm,pl011
> DT binding or AMBA ID registers) or are you using the SBSA subset only?
> Is there some means to identify this particular UART?
We use ACPI bindings. It's our ARM64 server-class SOC. We use the ACPI
subtype 13 to identify it.
>> >Yes, but I think it changes a lot of things unnecessarily, like the
>> >register names.
> Which is unfortunate, but cannot be changed anymore. And as much as I
> dislike this myself, I guess we cannot ignore this hardware just because
> it doesn't go easily with our driver code. So instead of having just
> another driver which is strikingly similar, I'd rather have this in the
> one-and-only PL011 driver which is much less subject to bit-rot.
I guess we'll have to agree to disagree. I'd rather have the other
driver subjected to bit rot. I don't understand why Jun's obscure
hardware is so great that it needs to complicate things for all the
other ARM vendors.
> So my idea here was to split Jun's series into introducing the
> readl/writel wrappers first, and adding the register address mangling on
> top of that. Given that those changed register addresses seem to be a
> mishap to me, we could just get away with a ZTE specific translate
> function, which takes a PL011 register number and returns the actual
> register offset to use. That isn't very generic, but would hide this
> ugliness without spoiling the whole driver.
I'll have to see the code to form an opinion.
> So both you and me could benefit from the wrapper functions already,
> while Jun has some patches less to care about.
Then I suggest that we focus on the wrapper functions now, and then let
Jun add support for his stuff later.
--
Sent by an employee of the Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the
Code Aurora Forum, hosted by The Linux Foundation.
next prev parent reply other threads:[~2015-10-26 14:47 UTC|newest]
Thread overview: 52+ messages / expand[flat|nested] mbox.gz Atom feed top
[not found] <1438328959-16177-1-git-send-email-jun.nie@linaro.org>
[not found] ` <1438328959-16177-3-git-send-email-jun.nie@linaro.org>
2015-09-18 10:51 ` [PATCH v13 2/5] uart: pl011: Introduce register accessor Andre Przywara
2015-09-18 10:51 ` Andre Przywara
2015-09-19 6:46 ` Jun Nie
2015-09-19 6:46 ` Jun Nie
2015-09-19 21:45 ` Andre Przywara
2015-09-19 21:45 ` Andre Przywara
2015-10-22 23:36 ` Timur Tabi
2015-10-22 23:36 ` Timur Tabi
2015-10-28 14:22 ` Peter Hurley
2015-10-28 14:22 ` Peter Hurley
2015-10-28 14:51 ` Timur Tabi
2015-10-28 14:51 ` Timur Tabi
2015-10-28 15:08 ` Peter Hurley
2015-10-28 15:08 ` Peter Hurley
[not found] ` <1438328959-16177-5-git-send-email-jun.nie@linaro.org>
2015-09-18 10:58 ` [PATCH v13 4/5] uart: pl011: Improve LCRH register access decision Andre Przywara
2015-09-18 10:58 ` Andre Przywara
[not found] ` <1438328959-16177-6-git-send-email-jun.nie@linaro.org>
2015-09-18 13:50 ` [PATCH v13 5/5] uart: pl011: Add support to ZTE ZX296702 uart Andre Przywara
2015-09-18 13:50 ` Andre Przywara
2015-09-18 13:59 ` Russell King - ARM Linux
2015-09-18 13:59 ` Russell King - ARM Linux
2015-09-19 6:47 ` Jun Nie
2015-09-19 6:47 ` Jun Nie
2015-09-19 6:54 ` Jun Nie
2015-09-19 6:54 ` Jun Nie
2015-10-23 21:54 ` Timur Tabi
2015-10-23 21:54 ` Timur Tabi
2015-10-24 3:23 ` Jun Nie
2015-10-24 3:23 ` Jun Nie
2015-10-24 3:32 ` Timur Tabi
2015-10-24 3:32 ` Timur Tabi
2015-10-26 1:27 ` Jun Nie
2015-10-26 1:27 ` Jun Nie
2015-10-27 13:31 ` Peter Hurley
2015-10-27 13:31 ` Peter Hurley
2015-10-26 9:59 ` Andre Przywara
2015-10-26 9:59 ` Andre Przywara
2015-10-26 12:46 ` Timur Tabi
2015-10-26 12:46 ` Timur Tabi
2015-10-26 14:00 ` Andre Przywara
2015-10-26 14:00 ` Andre Przywara
2015-10-26 14:07 ` Timur Tabi
2015-10-26 14:07 ` Timur Tabi
2015-10-26 14:42 ` Andre Przywara
2015-10-26 14:42 ` Andre Przywara
2015-10-26 14:47 ` Timur Tabi [this message]
2015-10-26 14:47 ` Timur Tabi
2015-10-26 15:19 ` Andre Przywara
2015-10-26 15:19 ` Andre Przywara
2015-10-26 15:31 ` Timur Tabi
2015-10-26 15:31 ` Timur Tabi
2015-10-27 22:54 ` Timur Tabi
2015-10-27 22:54 ` Timur Tabi
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=562E3D02.2040108@codeaurora.org \
--to=timur@codeaurora.org \
--cc=Andrew.Jackson@arm.com \
--cc=andre.przywara@arm.com \
--cc=gregkh@linuxfoundation.org \
--cc=jason.liu@linaro.org \
--cc=jun.nie@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-serial@vger.kernel.org \
--cc=linux@arm.linux.org.uk \
--cc=peter@hurleysoftware.com \
--cc=shawn.guo@linaro.org \
--cc=wan.zhijun@zte.com.cn \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.